




SOT-143 CASE 318A-06 **ISSUE U** 

**DATE 07 SEP 2011** 










## **RECOMMENDED SOLDERING FOOTPRINT**



STYLE 2: PIN 1. SOURCE

STYLE 1: PIN 1. COLLECTOR

2 FMITTER

3. EMITTER 4. BASE	3. GATE 1 4. GATE 2	3. INPUT 4. OUTPUT	3. GROUND 4. INPUT	3. GATE 1 4. SOURCE
STYLE 7:	STYLE 8:	STYLE 9:	STYLE 10:	STYLE 11:
PIN 1. SOURCE	PIN 1. SOURCE	PIN 1. GND	PIN 1. DRAIN	PIN 1. SOURCE
2. GATE	2. GATE	2. IOUT	2. N/C	2. GATE 1
3. DRAIN	3. DRAIN	3. VCC	<ol><li>SOURCE</li></ol>	3. GATE 2
4. SOURCE	4. N/C	4. VREF	4. GATE	4. DRAIN

STYLE 3: PIN 1. GROUND


2 SOURCE

## NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIM-UM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, AND GATE BURRS SHALL NOT EXCEED 0.25 PER SIDE. DI-MENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH AND PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
  5. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
  6. DATUMS A AND B ARE DETERMINED AT DATUM H.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.80	1.12		
A1	0.01	0.15		
b	0.30	0.51		
b1	0.76	0.94		
С	0.08	0.20		
D	2.80	3.05		
Е	2.10	2.64		
E1	1.20	1.40		
е	1.92 BSC			
e1	0.20 BSC			
L	0.35	0.70		
L2	0.25 BSC			

## **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 6:

PIN 1. GND 2. RF IN

3. VREG

4. RF OUT

DESCRIPTION:	COT 142		PAGE 1 OF 1
DOCUMENT NUMBER:	98ASB42227B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	

STYLE 4: PIN 1. OUTPUT

STYLE 5: PIN 1. SOURCE

2 DRAIN

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.