
DATE 05 NOV 2019



TO-220 CASE 221A-09 ISSUE AJ



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 2009.

2. CONTROLLING DIMENSION: INCHES

3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

4. MAX WIDTH FOR F102 DEVICE = 1.35MM

| | INCH | HES | MILLIME | ETERS | |
|-----|-------|-------|---------|-----------|--|
| DIM | MIN. | MAX. | MIN. | MAX. | |
| А | 0.570 | 0.620 | 14.48 | 15.75 | |
| В | 0.380 | 0.415 | 9.66 | 10.53 | |
| С | 0.160 | 0.190 | 4.07 | 4.83 | |
| D | 0.025 | 0.038 | 0.64 | 0.96 | |
| F | 0.142 | 0.161 | 3.60 | 4.09 | |
| G | 0.095 | 0.105 | 2.42 | 2.66 | |
| Н | 0.110 | 0.161 | 2.80 | 4.10 | |
| J | 0.014 | 0.024 | 0.36 | 0.61 | |
| К | 0.500 | 0.562 | 12.70 | 14.27 | |
| L | 0.045 | 0.060 | 1.15 | 1.52 | |
| Ν | 0.190 | 0.210 | 4.83 | 5.33 | |
| Q | 0.100 | 0.120 | 2.54 | 3.04 | |
| R | 0.080 | 0.110 | 2.04 | 2.79 | |
| S | 0.045 | 0.055 | 1.15 | 1.15 1.41 | |
| Т | 0.235 | 0.255 | 5.97 | 5.97 6.47 | |
| U | 0.000 | 0.050 | 0.00 | 1.27 | |
| V | 0.045 | | 1.15 | | |
| Z | | 0.080 | | 2.04 | |

| STYLE 1: PIN 1. 2. 3. 4. | COLLECTOR EMITTER | STYLE 2: PIN 1. 2. 3. 4. | EMITTER | 3. | CATHODE ANODE GATE ANODE | STYLE 4: PIN 1. 2. 3. 4. | MAIN TERMINAL 1 MAIN TERMINAL 2 GATE MAIN TERMINAL 2 |
|--------------------------------------|----------------------|---------------------------------------|--------------------------------------|---------------------------------------|--------------------------------------|--------------------------------------|---|
| STYLE 5: PIN 1. 2. 3. 4. | DRAIN SOURCE | 2. 3. | ANODE CATHODE ANODE CATHODE | 2. 3. | CATHODE ANODE CATHODE ANODE | STYLE 8: PIN 1. 2. 3. 4. | |
| STYLE 9: PIN 1. 2. 3. 4. | COLLECTOR EMITTER | STYLE 10: PIN 1. 2. 3. 4. | GATE SOURCE DRAIN | STYLE 11: PIN 1. 2. 3. 4. | DRAIN SOURCE GATE | STYLE 12 PIN 1. 2. 3. 4. | MAIN TERMINAL 1 MAIN TERMINAL 2 GATE NOT CONNECTED |

| DOCUMENT NUMBER: | 98ASB42148B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | | |
|--|-------------|---|-------------|--|--|--|--|
| DESCRIPTION: | TO-220 | | PAGE 1 OF 1 | | | | |
| ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | | | | | |

 $\ensuremath{\textcircled{}}$ Semiconductor Components Industries, LLC, 2019