Octal D Flip-Flop with Clock Enable

Active

Overview

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flipflop's Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

  • Ideal for Addressable Register Applications
  • Clock Enable for Address and Data Synchronization Applications
  • Eight Edge-Triggered D Flip-Flops
  • Buffered Common Clock
  • Outputs Source/Sink 24 mA
  • See MC74AC273 for Master Reset Version
  • See MC74AC373 for Transparent Latch Version
  • See MC74AC374 for 3-State Version
  • ACT377 Has TTL Compatible Inputs
  • Pb-Free Packages are Available

Tools and Resources

Product services, tools and other useful resources related to MC74ACT377

Product List

If you wish to buy products or product samples, please log in to your onsemi account.

Search

Close Search

Products:

2

Share

Product Groups:

Orderable Parts:

2

Product

Status

CAD Models

Compliance

Package Type

Case Outline

MSL Type

MSL Temp (°C)

Container Type

Container Qty.

ON Target

Type

Channels

VCC Min (V)

VCC Max (V)

tpd Max (ns)

IO Max (mA)

Reference Price

MC74ACT377DWG

Loading...

Obsolete

CAD Model

Pb

A

H

P

SOIC-20W

3

260

TUBE

38

N

D-Type

8

4.5

5.5

10

24

Price N/A

More Details

MC74ACT377DWR2G

Loading...

Active

CAD Model

Pb

A

H

P

SOIC-20W

3

260

REEL

1000

N

D-Type

8

4.5

5.5

10

24

$0.4067

More Details

Show More

1-25 of 25

Products per page

Jump to :

contact sales icon

Support on the go

Find and compare products, get support and connect with onsemi sales team.