Dual JK Positive Edge-Triggered Flip-Flop

Overview

The MC74AC109/74ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together. Asynchronous Inputs:

LOW input to SD (Set) sets Q to HIGH level LOW input to CD (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH

  • Outputs Source/Sink 24 mA
  • ACT109 Has TTL Compatible Inputs CD J K CP SD Q Q

Tools and Resources

Product services, tools and other useful resources related to MC74ACT109

Buy/Parametrics Table

Search

Close Search

Products:

0

Share

Product Groups:

Orderable Parts:

0

Product

Status

CAD Models

Hmmm...
We're sorry, we couldn't find any matches for that search term.
Double check your search for any typos or spelling errors or try a different search term.

Show More

1-25 of 25

Products per page

Jump to :

contact sales icon

Support on the go

Find and compare products, get support and connect with onsemi sales team.