D Flip-Flops and JK Flip-Flops | 74VHC112

Dual J-K Flip-Flops with Preset and Clear

Active

Datasheet

Products

Overview

The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. The LOW signal on PR or CLR prevents clocking and forces Q and Q# HIGH, respectively. Simultaneous LOW signals on PR and CLR force both Q and Q# HIGH. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

  • This product is general usage and suitable for many different applications.

  • High speed: fMAX = 200 MHz (typ) at VCC = 5.0V
  • Low power dissipation: ICC = 2 µA (max) at TA = 25°C
  • High noise immunity: VNIH = VNIL = 28% VCC (min)
  • Power down protection is provided on all inputs
  • Pin and function compatible with 74HC112

Tools and Resources

Product services, tools and other useful resources related to 74VHC112

CAD Model

CAD Model

Material Composition

Product Change Notification

Reliability Data

Product List

If you wish to buy products or product samples, please log in to your onsemi account.

Search

Close Search

Products:

4

Share

Sort by

Product Groups:

┗

Orderable Parts:

4

Product

Status

CAD Models

Compliance

Package Type

Case Outline

MSL Type

MSL Temp (°C)

Container Type

Container Qty.

ON Target

Type

Channels

VCC Min (V)

VCC Max (V)

tpd Max (ns)

IO Max (mA)

Reference Price

74VHC112M

Loading...

Obsolete

CAD Model

Pb

A

H

P

SOIC-16

751BG

1

260

TUBE

960

N

Dual J-K

2

2

5.5

10.5

8

Price N/A

More Details

74VHC112MTC

Loading...

Obsolete

CAD Model

Pb

A

H

P

TSSOP-16

948AH

1

260

TUBE

2350

N

Dual J-K

2

2

5.5

10.5

8

Price N/A

More Details

74VHC112MTCX

Loading...

Active

CAD Model

Pb

A

H

P

TSSOP-16

948AH

1

260

REEL

2500

N

Dual J-K

2

2

5.5

10.5

8

$0.2255

More Details

74VHC112MX

Loading...

Active

CAD Model

Pb

A

H

P

SOIC-16

751BG

1

260

REEL

2500

N

Dual J-K

2

2

5.5

10.5

8

$0.5309

More Details

Show More

1-25 of 25

Products per page

Jump to :

1
contact sales icon

Support on the go

Find and compare products, get support and connect with onsemi sales team.

Reliability Data

Die Related Summary Data

Device: 74VHC112M

Equivalent to wafer fab process: CMOS STD

Product Technology

Product Technology

Equivalent Device-Hours

MTBF/MTTF in Hours

FITS

CMOS STD

3

3597164517

More Details

Re-calculate Data

Data is based on the following assumptions.

Note: The temperature and confidence level may be adjusted to your requirements.

Disclaimer: A reliability FIT rate calculated using this tool shall not be used for any functional safety purpose. In case a raw FIT rate needs to be estimated for a component which is targeted to be used in a safety critical application (i.e. compliant to ISO 26262 standard) it should be calculated according to generic safety standards (IEC62380, IEC61709, SN29500, FIDES, etc.)

New Search