Drivers & Fanout Buffers | MC100LVEP210

Clock Driver, 1:5 Differential, Dual ECL / PECL / HSTL, 2.5 V / 3.3 V

Active

Datasheet

Buy

Overview

The MC100LVEP210 is a low skew 1-to-5 dual differential driver, designed with clock distribution in mind. The ECL/PECL input signals can be either differential or single ended if the VBB output is used. The signal is fanned out to 5 identical differential outputs. HSTL inputs can be used when the EP210 is operating in PECL mode.

The LVEP210 specifically guarantees low output-to-output skew.

Optimal design, layout, and processing minimize skew within a device and from device to device. To ensure the tight skew specification is realized, both sides of the differential output need to be terminated identically into 50 ohms even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The MC100LVEP210, as with most other ECL devices, can be operated from a positive VCC supply in PECL mode. This allows the LVEP210 to be used for high performance clock distribution in +3.3 V or +2.5 V systems. Single-ended CLK input operation is limited to a VCC ≤ 3.0 V in PECL mode, or VEE ≤ -3.0 V in ECL mode.

Designers can take advantage of the LVEP210's performance to distribute low skew clocks across the backplane or the board. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For more information on using PECL, designers should refer to Application Note AN1406/D.

  • 85 ps Typical Device-to-Device Skew
  • 20 ps Typical Output-to-Output Skew
  • VBBOutput
  • Jitter Less than 1 ps RMS
  • 350 ps Typical Propagation Delay
  • Maximum Frequency >3 Ghz
  • The 100 Series Contains Temperature Compensation
  • PECL and HSTL Mode Operating Range: VCC = 2.375 V to 3.8 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = -2.375 V to -3.8 V
  • Open Input Default State
  • LVDS Input Compatible

Tools and Resources

Product services, tools and other useful resources related to MC100LVEP210

CAD Model

CAD Model

Material Composition

Product Change Notification

Reliability Data

Buy/Parametrics Table

Search

Close Search

Products:

2

Share

Sort by

Product Groups:

┗

Orderable Parts:

2

Product

Status

CAD Models

Compliance

Package Type

Case Outline

MSL Type

MSL Temp (°C)

Container Type

Container Qty.

ON Target

Type

Channels

Input / Output Ratio

Input Level

Output Level

VCC Typ (V)

tJitterRMS Typ (ps)

tskew(o-o) Max (ps)

tpd Typ (ns)

tR & tF Max (ps)

fmaxClock Typ (MHz)

fmaxData Typ (Mbps)

Reference Price

MC100LVEP210FAG

Loading...

Active

CAD Model

Pb

A

H

P

LQFP-32

561AB

2

260

JTRAY

250

Y

Buffer

2

1:5

CML

ECL

HSTL

LVDS

ECL

3.3

0.207

25

0.35

250

3000

-

Price N/A

More Details

MC100LVEP210FARG

Loading...

Active

CAD Model

Pb

A

H

P

LQFP-32

561AB

2

260

REEL

2000

Y

Buffer

2

1:5

CML

ECL

HSTL

LVDS

ECL

3.3

0.207

25

0.35

250

3000

-

Price N/A

More Details

Show More

1-25 of 25

Products per page

Jump to :

1
contact sales icon

Support on the go

Find and compare products, get support and connect with onsemi sales team.

Reliability Data

Die Related Summary Data

Device: MC100LVEP210FAG

Equivalent to wafer fab process: MOSAIC

Product Technology

Product Technology

Equivalent Device-Hours

MTBF/MTTF in Hours

FITS

MOSAIC

0

476668904

More Details

Re-calculate Data

Data is based on the following assumptions.

Note: The temperature and confidence level may be adjusted to your requirements.

Disclaimer: A reliability FIT rate calculated using this tool shall not be used for any functional safety purpose. In case a raw FIT rate needs to be estimated for a component which is targeted to be used in a safety critical application (i.e. compliant to ISO 26262 standard) it should be calculated according to generic safety standards (IEC62380, IEC61709, SN29500, FIDES, etc.)

New Search