MC100EP809: Clock Driver, 2:1:9 Differential HSTL / PECL to HSTL, 3.3 V

Datasheet: 3.3 V 2:1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable
Rev. 11 (106kB)
Product Overview
View Reliability Data
View Material Composition
Product Change Notification
The MC100EP809 is a low skew 2:1:9 differential bus clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The part is designed for use in low voltage applications which require a large number of outputs to drive precisely aligned low skew signals to their destination. The two clock inputs are one differential HSTL and one differential LVPECL. Both input pairs can accept LVDS levels. They are selected by the CLK_SEL pin which is LVTTL. To avoid generation of a runt clock pulse when the device is enabled/disabled, the Output Enable (OE), which is LVTTL, is synchronous so that the outputs will only be enabled/disabled when they are already in LOW state.

The MC100EP809 guarantees low output-to-output skew. The optimal design, layout, and processing minimize skew within a device and from lot to lot. The MC100EP809 output structure uses open emitter architecture and will be terminated with 50 to ground instead of a standard HSTL configuration. To ensure that tight skew specification is realized, both sides of the differential output need to be terminated identically into 50 even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

Designers can take advantage of the EP809's performance to distribute low skew clocks across the backplane of the board. HSTL clock inputs may be driven single-end by biasing the non-driven pin in an input pair.
Features
 
  • 100 ps Typical Device-to-Device Skew
  • 15 ps Typical Within Device Skew
  • HSTL Compatible Outputs Drive 50Ω to Ground with no Offset Voltage
  • Maximum Frequency > 750 MHz
  • 850 ps Typical Propagation Delay
  • Fully Compatible with Micrel SY89809L
  • PECL and HSTL Mode Operating Range: VCCI = 3 V to 3.6 V with GND = 0 V, VCCO = 1.6 V to 2.0 V
  • Open Input Default State
  • Pb-Free Packages are Available
Applications
  • Clock distribution
Availability & Samples
Specifications
Case Outlines
Interactive Block Diagram
Product
Status
Compliance
Description
Package
MSL
Container
Budgetary Price/Unit
Type
Case Outline
Type
Temperature
Type
Qty.
MC100EP809MNG Active
Pb-free
Halide free
MC100EP809 QFN-32 488AM 1 260 Tube 74 $6.0
Market Leadtime (weeks) : Contact Factory

Product
Description
Pricing ($/Unit)
Compliance
Status
Type
Channels
Input / Output Ratio
Input Level
Output Level
VCC Typ (V)
tJitterRMS Typ (ps)
tskew(o-o) Max (ps)
tpd Typ (ns)
tR & tF Max (ps)
fmaxClock Typ (MHz)
fmaxData Typ (Mbps)
Package Type
MC100EP809MNG  
 $6.0 
Pb
H
 Active   
Buffer
1
2:1:9
CML
ECL
HSTL
LVDS
HSTL
3.3
1.4
50
0.82
0.85
600
750
QFN-32
Case Outlines
488AM   
Packages
MC100EP809: Clock Driver, 2:1:9 Differential HSTL / PECL to HSTL, 3.3 V
Previously Viewed Products
Clear List

Your request has been submitted for approval.
Please allow 2-5 business days for a response.
You will receive an email when your request is approved.
Request for this document already exists and is waiting for approval.