

Product Overview

MC100LVELT22: Translator, Dual LVTTTL / LVCMOS to Differential LVPECL

For complete documentation, see the data sheet.

The MC100LVELT22 is a dual LVTTTL/LVCMOS to differential LVPECL translator. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3V and ground are required. The small outline 8-lead SOIC package and the low skew, dual gate design of the LVELT22 makes it ideal for applications which require the translation of a clock and a data signal.

Features

- 350ps Typical Propagation Delay
 - <100ps Output-to-Output Skew
 - ESD Protection: >4 KV HBM, >200 V MM
 - Flow Through Pinouts
 - The 100 Series Contains Temperature Compensation
 - LVPECL Operating Range: VCC= 3.15 V to 3.45 V with GND= 0 V
 - When Unused TTL Input is left Open, Q Output will Default High
 - Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
 - Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
 - Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- For more features, see the data sheet

Part Electrical Specifications

Product	Compliance	Status	Channels	Input Level	Output Level	V _{CC} Typ (V)	f _{Max} Typ (MHz)	t _{pd} Typ (ns)	t _r & t _f Max (ps)	Package Type
MC100LVELT22DG	Pb-free Halide free	Active	2	CMOS TTL	ECL	3.3	350	0.35	550	SOIC-8
MC100LVELT22DR2G	Pb-free Halide free	Active	2	CMOS TTL	ECL	3.3	350	0.35	550	SOIC-8
MC100LVELT22DTG	Pb-free Halide free	Active	2	TTL CMOS	ECL	3.3	350	0.35	550	TSSOP-8
MC100LVELT22DTRG	Pb-free Halide free	Active	2	CMOS TTL	ECL	3.3	350	0.35	550	TSSOP-8

For more information please contact your local sales support at www.onsemi.com.

Created on: 9/23/2019