

MOSFET - Power, Single N-Channel 80 V, 7 mΩ, 71 A NVTFS007N08HL

Features

- Small Footprint (3.3x3.3 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVTFWS007N08HL Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parar	Symbol	Value	Unit		
Drain-to-Source Voltag	V _{DSS}	80	V		
Gate-to-Source Voltage	9		V _{GS}	±20	V
Continuous Drain		T _C = 25°C	I _D	71	Α
Current R _{θJC} (Notes 1, 3)	Steady	T _C = 100°C		50	
Power Dissipation	State	T _C = 25°C	P_{D}	79	W
R _{θJC} (Note 1)		T _C = 100°C		40	
Continuous Drain	Steady State	T _A = 25°C	I _D	14.4	Α
Current R _{θJA} (Notes 1, 2, 3)		T _A = 100°C		10.2	
Power Dissipation		T _A = 25°C	P_{D}	3.3	W
R _{θJA} (Notes 1, 2)		T _A = 100°C		1.6	
Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	I _{DM}	347	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			IS	66	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{AS} = 3.9 A)			E _{AS}	1433	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)


Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{ heta JC}$	1.9	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	46	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
80 V	7 mΩ @ 10 V	71 A

N-Channel







WDFN8 (3.3x3.3, 0.65 P) CASE 511DY WDFNW8 (3.3x3.3, 0.65 P) CASE 515AP

MARKING DIAGRAMS

© 7V08 AYWW



7x08 = Specific Device Code A = Assembly Location

Y = Year WW = Work Week • Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•						•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				21.6		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			10	μΑ
		$V_{DS} = 80 \text{ V}$	T _J = 125°C			250	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V	_{GS} = 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{E}$) = 270 μΑ	1.0	1.5	3.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				4.8		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 16 A		5.8	7.0	mΩ
		V _{GS} = 4.5 V	I _D = 10 A		8.7	10.88	mΩ
CHARGES AND CAPACITANCES	•		•			•	•
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 40 \text{ V}$			1810		pF
Output Capacitance	C _{oss}				227		
Reverse Transfer Capacitance	C _{rss}	VDS	10 V		14.1		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 40 V, I _D = 16 A			15.9		nC
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 40 V, I _D = 16 A			32.5		nC
Threshold Gate Charge	Q _{G(TH)}				3.0		1
Gate-to-Source Charge	Q _{GS}				5.2		1
Gate-to-Drain Charge	Q_{GD}				5.6		1
Plateau Voltage	V_{GP}				2.8		V
SWITCHING CHARACTERISTICS (N	ote 5)					•	•
Turn-On Delay Time	t _{d(on)}				7.0		ns
Rise Time	t _r	Vos = 10 V. V	ne = 40 V.		3.7		1
Turn-Off Delay Time	t _{d(off)}	V_{GS} = 10 V, V_{DS} = 40 V, I_{D} = 16 A, R_{G} = 2.5 Ω			29.3		1
Fall Time	t _f				2.7		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS					•	•
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V, I _S = 16 A	T _J = 25°C		0.8	1.2	V
			T _J = 125°C		0.67		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dl_S/dt = 100 \text{ A}/\mu\text{s,}$ $l_S = 16 \text{ A}$			40		ns
Reverse Recovery Charge	Q _{RR}				40.3		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: Pulse Width $\leq 300~\mu s$, Duty Cycle $\leq 2\%$.

5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS

Figure 6. Drain-to-Source Leakage Current

vs. Voltage

Figure 5. On-Resistance Variation with

Temperature




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I_{PEAK} vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVTFS007N08HLTAG	7V08	WDFN8 (Pb-Free)	1500 / Tape & Reel
NVTFWS007N08HLTAG	7W08	WDFNW8 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



WDFN8 3.3x3.3, 0.65P CASE 511DY **ISSUE A**

DATE 21 AUG 2018

MILLIMETERS

0.75

0.33

0.20

3.30

3.13 2.20

3.30

3.00

1.60

0.25

0.65 BSC

0.43

0.35

0.75

0.52

0.15

1.50

NOM MAX

0.80

0.05

0.43

0.25

3.40

3.30

2.40

3.40

3.15

1.80

0.40

0.55

0.45


0.95

0.65

0.30

1.60

12



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS D1 & E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS.

DIM

Α

A1

b

С

D

D1

D2

Е

E1

E2

E3

е G

G1

Κ

L

L1

М

θ

MIN

0.70

0.00

0.23

0.15

3.20

2.95

1.98

3.20

2.80

1.40

0.15

0.30

0.25


0.55

0.35

0.06

1.35

0



3.46 0.78 (4X) 0.75 2.51 0.57 1.00 0.60 (3X) -0.43 (8X) RECOMMENDED LAND PATTERN

GENERIC MARKING DIAGRAM*

XXXX AYWW

XXXX = Specific Device Code = Assembly Location = Year Code

WW = Work Week Code

*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot " ■",
may or may not be present. Some products
may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON90827G	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3x3.3, 0.65P		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the v DIMENSIONING AND TOLERANCING CONFORM TO ASME

DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH,

ALL DIMENSION ARE IN MILLIMETERS.

PROTRUSIONS, OR GATE BURRS.




WDFNW8 3.30x3.30x0.75, 0.65P


CASE 515AP **ISSUE A**

Y14.5-2018.


NOTES:


DATE 07 NOV 2023






TOP VIEW









SCALE 2:1

MILLIMETERS DIM MIN. NDM. MAX. 0.70 0.75 0.80 Α A1 0.00 0.05 b 0.23 0.33 0.43 0.15 0.20 0.25 C П 3.20 3.30 3.40 D1 2.95 3.13 3.30 1.98 D2 2.20 2.40 Ε 3.20 3.30 3.40 2.80 3.00 E1 3.15 1.40 1.60 1.80 E2 F3 1.35 1.50 1.60 E4 0.15 0.25 0.40 0.65 BSC e G 0.30 0.43 0.55 0.25 G1 0.35 0.45 0.55 Κ 0.75 0.95 0.35 0.52 0.65 1 L1 0.06 0.15 0.30 0.25 BSC L2





RECOMMENDED MOUNTING FOOTPRINT*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD
THE ON SEMICONDUCTOR SOLDERING AND MOUNTING
TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code

= Assembly Location

= Year

WW = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

(Note: Microdot may be in either location)

DOCUMEN	NT NUMBER:	98AON24557H	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DE	SCRIPTION:	WDFNW8 3.30x3.30x0.75, 0.65P		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales