

MOSFET - Power, Single **N-Channel**

100 V, 3.9 mΩ, 138 A

NVMFWS004N10MC

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free, Beryllium Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	100	V
Gate-to-Source Voltage	€		V _{GS}	±20	V
Continuous Drain		T _C = 25°C	I _D	138	Α
Current R _{0JC} (Note 1)	Steady	T _C = 100°C		98	
Power Dissipation	State	T _C = 25°C	P_{D}	164	W
R _{θJC} (Note 1)		T _C = 100°C		82	
Continuous Drain		T _A = 25°C	I _D	21	Α
Current $R_{\theta JA}$ (Notes 1, 2)	Steady State	T _A = 100°C		15	
Power Dissipation		T _A = 25°C	P_{D}	3.8	W
R _{θJA} (Notes 1, 2)		T _A = 100°C	1	1.9	
Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	I _{DM}	900	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			I _S	126	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 9.2 A)			E _{AS}	536	mJ
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 1)	$R_{\theta JC}$	0.91	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	39	


^{1.} The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

V ₍	BR)DSS	R _{DS(ON)} MAX	I _D MAX	
	100 V	3.9 m Ω @ 10 V	138 A	



N-CHANNEL MOSFET





= Assembly Location

= Year

W = Work Week ΖZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 5 of this data sheet.

^{2.} Surface-mounted on FR4 board using 1 in2 pad size, 2 oz. Cu pad.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			56		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, T _J = 25°C				1	μΑ
		$V_{DS} = 100 \text{ V}$	T _J = 125°C			100	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$	= 20 V			100	nA
ON CHARACTERISTICS							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	= 270 μA	2		4	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 250 μA, ref	to 25°C		-9.1		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 48 A			3.3	3.9	mΩ
Forward Transconductance	9FS	V _{DS} = 10 V, I _D = 48 A			120		S
CHARGES & CAPACITANCES	-						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 50 V			3600		pF
Output Capacitance	C _{OSS}				1700		1
Reverse Transfer Capacitance	C _{RSS}				30		1
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 50 V, I _D = 48 A			48		nC
Threshold Gate Charge	Q _{G(TH)}				11		1
Gate-to-Source Charge	Q _{GS}				18		1
Gate-to-Drain Charge	Q_{GD}				8		1
Plateau Voltage	V_{GP}				5.2		V
SWITCHING CHARACTERISTICS (Note 3	3)						
Turn-On Delay Time	t _{d(ON)}				25		ns
Rise Time	t _r	VGS = 10 V. VDS	s = 50 V.		18		1
Turn-Off Delay Time	t _{d(OFF)}	V_{GS} = 10 V, V_{DS} = 50 V, I_D = 48 A, R_G = 6 Ω			39		1
Fall Time	t _f				13		
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 48 A	T _J = 25°C		0.84	1.3	V
			T _J = 125°C		0.73		
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, di/dt = 100 A/μs, I _S = 24 A			65		ns
Reverse Recovery Charge	Q _{RR}				73		nC
Charge Time	t _S				30		ns
Discharge Time	t _D				35		ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures

TYPICAL CHARACTERISTICS




Figure 6. Drain-to-Source Leakage Current

vs. Voltage

Figure 5. On-Resistance Variation with

Temperature

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. $I_{\mbox{\scriptsize PEAK}}$ vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFWS004N10MCT1G	004W10	Wettable Flank DFN5 (Pb-Free)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.







// 0.10 C

△ 0.10 C

DFNW5 4.90x5.90x1.00, 1.27P CASE 507BA **ISSUE C**

DATE 19 SEP 2024






DETAIL A

SEATING

PLANE



PLATED AREA





DETAIL "A" SCALE 2:1

NOTES:

- DIMENSIONING TOLERANCING TO ASME Y14.5M-2018.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- .3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.

DIM	MILLIMETERS			
	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
Ε	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
E3	3.00	3.40	3.80	
е	1.27 BSC			
k	1.20	1.35	1.50	
L	0.51	0.57	0.71	
L2	0.15 REF.			
θ	0.	6,	12*	





RECOMMENDED MOUNTING FOOTPRINT* *FOR ADDITIONAL INFORMATION ON OUR PD-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code = Assembly Location Α

Υ = Year W = Work Week

ZZ = Lot Traceability *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON26450H	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFNW5 4.90x5.90x1.00, 1.27P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales