

MOSFET – Power, Dual N-Channel, Logic Level, Dual SO8FL 60 V, 39 mΩ, 17 A NVMFD5877NL

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5877NLWF Wettable Flanks Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free and are RoHS Compliant **MAXIMUM RATINGS** (T₁ = 25°C unless otherwise noted)

MAXIMOW HATINGO	(1) - 20	o armodo otrici vi	nee netea,		
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	60	٧
Gate-to-Source Voltage)		V _{GS}	±20	V
Continuous Drain Current R _{ΨJ-mb} (Notes 1,		T _{mb} = 25°C	I _D	17	Α
2, 3, 4)	Steady	$T_{mb} = 100^{\circ}C$		12	
Power Dissipation	State	T _{mb} = 25°C	P_{D}	23	W
R _{ΨJ-mb} (Notes 1, 2, 3)		T _{mb} = 100°C		12	
Continuous Drain Cur-		T _A = 25°C	I _D	6	Α
rent $R_{\theta JA}$ (Notes 1 & 3, 4)	Steady	T _A = 100°C		5	
Power Dissipation	State	T _A = 25°C	P _D	3.2	W
R _{θJA} (Notes 1, 3)		T _A = 100°C		1.6	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	74	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			Is	19	Α
Single Pulse Drain- to-Source Avalanche	(I _{L(pk)} = 14.5 A, L = 0.1 mH)		E _{AS}	10.5	mJ
Energy ($T_J = 25^{\circ}C$, $V_{DD} = 24 \text{ V}$, $V_{GS} =$ 10 V, $R_G = 25 \Omega$)	(I _{L(pk)} = 6.3 A, L = 2 mH)			40	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Note 2, 3)	$R_{\Psi J-mb}$	6.5	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	47	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX	
60 V	39 mΩ @ 10 V	17 A	
00 V	60 mΩ @ 4.5 V	17.8	

Dual N-Channel





D1 D1 S1 0 D1 G1 5877xx D1 S2 AYWZZ D2 G2 D2

D2 D2

MARKING DIAGRAM

5877NL = Specific Device Code

for NVMFD5877NL

5877LW = Specific Device Code

for NVMFD5877NLWF A = Assembly Location

Y = Year

W = Work Week

ZZ = Lot Traceability

ORDERING INFORMATION


See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				53		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		$V_{DS} = 60 \text{ V}$	T _J = 125°C			10	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)					•	•	•
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = V_{DS}$	= 250 μΑ	1.0		3.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				3.5		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 7.5 A		31	39	mΩ
	,	V _{GS} = 4.5 V	I _D = 7.5 A		42	60	
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I _D	= 5.0 A		7.0		S
CHARGES AND CAPACITANCES	-				-	-	-
Input Capacitance	C _{iss}				540		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MH	łz, V _{DS} = 25 V		55		
Reverse Transfer Capacitance	C _{rss}		ľ		36		
Total Gate Charge	Q _{G(TOT)}				5.9		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _D	_S = 48 V,		0.62		
Gate-to-Source Charge	Q _{GS}	I _D = 5.0			1.64		
Gate-to-Drain Charge	Q_{GD}				2.80		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 4	8V, I _D = 5.0A		11	20	nC
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn-On Delay Time	t _{d(on)}				8.1		ns
Rise Time	t _r	V _{GS} = 4.5 V, V _D	_S = 48 V,		15.8		
Turn-Off Delay Time	t _{d(off)}	$I_D = 5.0 \text{ A}, R_G$	= 2.5 Ω		11.8		
Fall Time	t _f				3.9		
Turn-On Delay Time	t _{d(on)}				4.9		ns
Rise Time	t _r	V_{GS} = 10 V, V_{DS} = 48 V, I_{D} = 5.0 A, R_{G} = 2.5 Ω			6.4		1
Turn-Off Delay Time	t _{d(off)}				14.5		1
Fall Time	t _f				2.4		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.8	1.2	V
		$I_{S} = 5.0 \text{ A}$	T _J = 125°C		0.7		1
Reverse Recovery Time	t _{RR}				14.5		ns
Charge Time	t _a	$V_{GS} = 0 \text{ V, } d_{ S}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 5.0 \text{ A}$			11.5		1
Discharge Time	t _b				3.1		
Reverse Recovery Charge	Q_{RR}				11		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S				0.93		nH
Drain Inductance	L _D	T 050	_		0.005		1
Gate Inductance	L _G	T _A = 25°C			1.84		1
Gate Resistance	R_{G}				1.5		Ω

^{5.} Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 12. Thermal Response

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFD5877NLT1G	5877NL	DFN8 (Pb-Free)	1500 / Tape & Reel
NVMFD5877NLWFT1G	5877LW	DFN8 (Pb-Free)	1500 / Tape & Reel
NVMFD5877NLWFT1G-UM	5877LW	DFN8 (Pb-Free)	1500 / Tape & Reel
NVMFD5877NLT3G	5877NL	DFN8 (Pb-Free)	5000 / Tape & Reel
NVMFD5877NLWFT3G	5877LW	DFN8 (Pb-Free)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



D

D1

TOP VIEW

SIDE VIEW

SCALE 2:1

PIN ONE IDENTIFIER

0.10 C

C 0.10

NOTE 7

NOTE 4

DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual)

0.20 C

В

E1 E

SEATING PLANE

C

0.20 C


A

CASE 506BT ISSUE F


DATE 23 NOV 2021



- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- PROFILE TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS.
 SEATING PLANE IS DEFINED BY THE TERMINALS. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 7. A VISUAL INDICATOR FOR PIN 1 MUST BE LOCATED IN THIS AREA.



	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	-	1.10		
A1			0.05		
b	0.33	0.42	0.51		
b1	0.33	0.42	0.51		
С	0.20		0.33		
D		5.15 BSC			
D1	4.70	4.90	5.10		
D2	3.90	4.10	4.30		
D3	1.50	1.70	1.90		
E		6.15 BSC			
E1	5.70	5.90	6.10		
E2	3.90	4.15	4.40		
е		1.27 BSC			
G	0.45	0.55	0.65		
h		-	12 °		
K	0.51	-			
K1	0.56				
L	0.48	0.61	0.71		
М	3.25	3.50	3.75		
N	1.80	2.00	2.20		



GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week = Lot Traceability ZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

SOLDERING FOOTPRINT* 4.56 2.08 8X 0.56 0.75 4X 6.59 4.84 1.40 2.30 3.70 0.70 4X 1.00 1.27 **PITCH** 5.55 **DIMENSION: MILLIMETERS**

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON50417E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales