Power MOSFET

40 V, 10 m Ω , 34 A, Dual N–Channel Logic Level, Dual SO–8FL

Features

- Small Footprint (5x6 mm) for Compact Designs
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5853NLWF Wettable Flanks Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb–Free Device

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage	Э		V_{GS}	±20	V
Continuous Drain Cur-		$T_{mb} = 25^{\circ}C$	I _D	34	Α
rent R $_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady	$T_{mb} = 100^{\circ}C$		24	
Power Dissipation	State	$T_{mb} = 25^{\circ}C$	P_{D}	24	W
$R_{\Psi J-mb}$ (Notes 1, 2, 3)		T _{mb} = 100°C		12	
Continuous Drain Current R _{0.IA} (Notes 1, 3		T _A = 25°C	I _D	12	Α
& 4)	Steady State	T _A = 100°C		8.5	
Power Dissipation R _{0JA} (Notes 1 & 3)		T _A = 25°C	P_{D}	3.0	W
		T _A = 100°C		1.5	
Pulsed Drain Current	$T_A = 25^{\circ}C$, $t_p = 10 \mu s$		I _{DM}	165	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			I _S	34	Α
Single Pulse Drain–to–Source Avalanche Energy (T_J = 25°C, V_{GS} = 10 V, $I_{L(pk)}$ = 28.3 A, L = 0.1 mH, R_G = 25 Ω)		E _{AS}	40	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) – Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	6.2	
Junction-to-Ambient - Steady State (Note 3)		51	°C/W
Junction-to-Ambient - Steady State (min foot-print)	$R_{ heta JA}$	162	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi (Ψ) is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 4. Continuous DC current rating. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX	
40 V	10 mΩ @ 10 V	34 A	
	15 mΩ @ 4.5 V	34 A	

Dual N-Channel





D1 D1 S1 5853xx D1 S2 AYWZZ D2

D2 D2

5853NL = Specific Device Code for NVMFD5853NL

G2

5853LW = Specific Device Code for NVMFD5853NLWF

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]			
NVMFD5853NLT1G	DFN8 (Pb-Free)	1500 / Tape & Reel			
NVMFD5853NLWFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel			


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS			•				
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		40	1	1	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	00 1 7 5 11			37.1		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		$V_{DS} = 40 \text{ V}$	T _J = 125°C			100	7
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)	•				•		•
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	250 μΑ	1.4		2.4	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.9		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D$	= 15 A		8.4	10	mΩ
		$V_{GS} = 4.5 \text{ V}, I_{D}$	= 15 A		12.7	15	1
Forward Transconductance	9FS	$V_{DS} = 5 \text{ V}, I_{D}$	= 5 A		22		S
CHARGES AND CAPACITANCES	•				•		•
Input Capacitance	C _{iss}				1100		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MH	z, V _{DS} = 25 V		152		1
Reverse Transfer Capacitance	C _{rss}				100		1
Total Gate Charge	Q _{G(TOT)}				12.8		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 4.5 \text{ V}, V_{DS}$	s = 32 V,		1.0		1
Gate-to-Source Charge	Q _{GS}	$I_D = 15 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V}, I_D = 15 \text{ A}$			3.7		1
Gate-to-Drain Charge	Q_{GD}				7.0		1
Total Gate Charge	$Q_{G(TOT)}$				23		nC
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn-On Delay Time	t _{d(on)}				10		ns
Rise Time	t _r	$V_{GS} = 4.5 \text{ V}, V_{DS}$	s = 20 V,		53		1
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 4.5 \text{ V}, V_{DS}$ $I_{D} = 15 \text{ A}, R_{G} = 10 \text{ A}$	2.5 Ω		17		1
Fall Time	t _f		Ī		30		7
Turn-On Delay Time	t _{d(on)}				9.0		ns
Rise Time	t _r	V _{GS} = 10 V, V _{DS}	= 20 V,		23		7
Turn-Off Delay Time	t _{d(off)}	$I_D = 15 \text{ A}, R_G =$	= 2.5 Ω		22		7
Fall Time	t _f				4.3		7
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.84	1.1	V
		$I_S = 20 \text{ A}$ $T_J = 125^\circ$			0.69		7
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 15 \text{ A}$			20		ns
Charge Time	t _a				12		1
Discharge Time	t _b				8.1		7
Reverse Recovery Charge	Q_{RR}				12.1		nC

^{5.} Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



V_{GS}, GATE-TO-SOURCE VOLTAGE (V) Figure 3. On-Resistance vs. V_{GS}

Temperature


6

2

3

4

5



5

10

15

ID, DRAIN CURRENT (A)

Figure 4. On-Resistance vs. Drain Current and

vs. Voltage

20

25

30

9

http://onsemi.com

TYPICAL CHARACTERISTICS

V_{GS}, GATE-TO-SOURCE VOLTAGE (V)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS





Figure 12. Thermal Response





DOCUMENT NUMBER:	98AON50417E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular e, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

= Year

not follow the Generic Marking.

= Work Week

= Lot Traceability *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may

٧

W

ZZ

*For additional information on our Pb-Free strategy and soldering

Mounting Techniques Reference Manual, SOLDERRM/D.

details, please download the ON Semiconductor Soldering and

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales