MOSFET – Dual N-Channel, Dual SO-8FL 40 V, 10 mΩ, 53 A

Features

- Small Footprint (5x6 mm) for Compact Designs
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5853NWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free and Halogen-Free Device

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage	9		V _{GS}	±20	V
Continuous Drain Cur-	Steady	T _C = 25°C	I _D	53	Α
rent $R_{\theta JC}$ (Notes 1, 2, 3)		T _C = 100°C		37	
Power Dissipation	State	T _C = 25°C	P_{D}	58	W
R _{θJC} (Notes 1, 2)		T _C = 100°C		29	
Continuous Drain Cur-		T _A = 25°C	I _D	12	Α
rent R _{θJA} (Notes 1, 2 & 3)	Steady State	T _A = 100°C		8.7	
Power Dissipation		T _A = 25°C	P_{D}	3.1	W
R _{θJA} (Notes 1 & 2)		T _A = 100°C		1.6	
Pulsed Drain Current	T _A = 25	°C, t _p = 10 μs	I _{DM}	165	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			Is	53	Α
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, I _{L(pk)} = 28.3 A, L = 0.1 mH)			E _{AS}	40	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	2.6	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	48	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Continuous DC current rating. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
40 V	10 mΩ @ 10 V	53 A

Dual N-Channel







5853N = NVMFD5853N 5853WF = NVMFD5853NWF A = Assembly Location Y = Year W = Work Week ZZ = Lot Traceability

ORDERING INFORMATION

Gridering in Gridarion					
Device	Package	Shipping [†]			
NVMFD5853NT1G	DFN8 (Pb-Free)	1500 / Tape & Reel			
NVMFD5853NWFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel			

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	ı		I			1	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			٧
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				41.5		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V.	T _J = 25°C			1.0	μΑ
		$V_{GS} = 0 V$, $V_{DS} = 40 V$	T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	250 μΑ	2.0		4.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-7.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D	= 15 A		8.4	10	mΩ
Forward Transconductance	9FS	$V_{DS} = 5 \text{ V}, I_D =$	= 15 A		44		S
CHARGES AND CAPACITANCES	•					•	•
Input Capacitance	C _{iss}				1225		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MH	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 25 V		150		1
Reverse Transfer Capacitance	C _{rss}	ac 55			100		1
Total Gate Charge	Q _{G(TOT)}				24		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 15 \text{ A}$			1.5		1
Gate-to-Source Charge	Q _{GS}				5.2		1
Gate-to-Drain Charge	Q_{GD}				6.6		1
Plateau Voltage	V _{GP}				4.1		V
SWITCHING CHARACTERISTICS (No	ote 5)						
Turn-On Delay Time	t _{d(on)}				9		ns
Rise Time	t _r	V_{GS} = 10 V, V_{DS} = 20 V, I_D = 15 A, R_G = 2.5 Ω			20		1
Turn-Off Delay Time	t _{d(off)}				21		1
Fall Time	t _f				3		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		0.82	1.1	٧
		I _S = 15 A	T _J = 125°C		0.72		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{ S }/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 15 \text{ A}$			16		ns
Charge Time	t _a				10		
Discharge Time	t _b				6		1
•							

^{4.} Pulse Test: pulse width = 300 μ s, duty cycle \leq 2%. 5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 6. Breakdown Voltage Variation with

Temperature

Figure 5. On-Resistance Variation with

Temperature

TYPICAL CHARACTERISTICS




Figure 7. Threshold Voltage Variation with Temperature

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 8. Drain-to-Source Leakage Current
vs. Voltage

25

30

35

40




Figure 9. Capacitance Variation

Figure 10. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 11. Resistive Switching Time Variation vs. Gate Resistance

Figure 12. Diode Forward Voltage vs. Current

TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. Thermal Impedance (Junction-to-Ambient)



D

D1

TOP VIEW

SIDE VIEW

SCALE 2:1

PIN ONE IDENTIFIER

0.10 C

C 0.10

NOTE 7

NOTE 4

DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual)

0.20 C

В

E1 E

SEATING PLANE

C

0.20 C


A

CASE 506BT ISSUE F


DATE 23 NOV 2021



- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- PROFILE TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS.
 SEATING PLANE IS DEFINED BY THE TERMINALS. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 7. A VISUAL INDICATOR FOR PIN 1 MUST BE LOCATED IN THIS AREA.



	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	-	1.10		
A1			0.05		
b	0.33	0.42	0.51		
b1	0.33	0.42	0.51		
С	0.20		0.33		
D		5.15 BSC			
D1	4.70	4.90	5.10		
D2	3.90	4.10	4.30		
D3	1.50	1.70	1.90		
E		6.15 BSC			
E1	5.70	5.90	6.10		
E2	3.90	4.15	4.40		
е	1.27 BSC				
G	0.45	0.55	0.65		
h		-	12 °		
K	0.51	-			
K1	0.56				
L	0.48	0.61	0.71		
М	3.25	3.50	3.75		
N	1.80	2.00	2.20		



GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week = Lot Traceability ZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

SOLDERING FOOTPRINT* 4.56 2.08 8X 0.56 0.75 4X 6.59 4.84 1.40 2.30 3.70 0.70 4X 1.00 1.27 **PITCH** 5.55 **DIMENSION: MILLIMETERS**

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON50417E Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales