

MOSFET - N-Channel Shielded Gate POWERTRENCH®

150 V, 15 mΩ, 61.3 A

NVDS015N15MC

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 15 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 29 \text{ A}$
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Primary Side for 48 V Isolated Bus
- SR for MV Secondary Applications

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)


Symbol	Parameter			Value	Unit
V _{DSS}	Drain-to-Source Voltage			150	V
V _{GS}	Gate-to-Source Voltage			±20	V
I _D	Continuous Drain		T _C = 25°C	61.3	Α
	Current R _{0JC} (Note 2)	Steady	T _C = 100°C	43.4	
P_{D}	Power Dissipation	State T _C = 25°C		107.1	W
	R _{θJC} (Note 2)		T _C = 100°C	53.6	
I _D	Continuous Drain		T _A = 25°C	10.5	Α
	Current R _{0JA} (Notes 1, 2)	Steady	T _A = 100°C	7.4	
P_{D}	Power Dissipation	State	T _A = 25°C	3.1	W
	R _{θJA} (Notes 1, 2)		T _A = 100°C	1.6	
I _{DM}	Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	382	Α
T _J , T _{stg}	Operating Junction and Storage Temperature Range			-55 to +175	°C
I _S	Source Current (Body Diode)			89.3	Α
E _{AS}	Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 4.4 A)			1301	mJ
TL	Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
150 V	15 mΩ @ 10 V	61.3 A





N-CHANNEL MOSFET

MARKING DIAGRAM



015N15MCG = Specific Device Code

A = Assembly Location

Y = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping [†]
NVDS015N15MCT4G	DPAK (Pb-Free)	2,500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Junction-to-Case - Steady State (Note 2)	1.4	°C/W
$R_{ heta JA}$	Junction-to-Ambient - Steady State (Notes 1, 2)	47.9	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
OFF CHARAC	TERISTICS						
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		150			V
V _{(BR)DSS} /	Drain-to-Source Breakdown Voltage Temperature Coefficient	I _D = 250 μA, ref to 25°C			83		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{GS} = 0 V,	$T_J = 25^{\circ}C$			1.0	
		V _{DS} = 120 V	T _J = 125°C		1.1		μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS}	= ±20 V			±100	nA
ON CHARACT	TERISTICS				-		
V _{GS(TH)}	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D =$	= 162 μΑ	2.5		4.5	V
V _{GS(TH)} /T _J	Negative Threshold Temperature Coefficient	I _D = 162 μA, re	I _D = 162 μA, ref to 25°C		-8.2		mV/°C
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10 V, I _D	= 29 A		11.8	15	mΩ
9FS	Forward Transconductance	V _{DS} = 10 V, I _D	= 29 A		58		S
CHARGES, C	APACITANCES & GATE RESISTANCE	•			•	•	•
C _{ISS}	Input Capacitance			2120		pF	
C _{OSS}	Output Capacitance	V _{GS} = 0 V, f = 1 MH:	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 75 V		595		
C _{RSS}	Reverse Transfer Capacitance	1		10.5			
Q _{G(TOT)}	Total Gate Charge			27		nC	
Q _{G(TH)}	Threshold Gate Charge	1	V _{GS} = 10 V, V _{DS} = 75 V; I _D = 29 A		7		
Q_{GS}	Gate-to-Source Charge	V _{GS} = 10 V, V _{DS} = 7			11		
Q_{GD}	Gate-to-Drain Charge	- -			4		
V _{GP}	Plateau Voltage				5.5		V
SWITCHING C	CHARACTERISTICS (Note 3)				-		
t _{d(ON)}	Turn-On Delay Time				16		
t _r	Rise Time	V _{GS} = 10 V, V _{DI}	n = 75 V,		5		1
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, V_{DD} = 75 \text{ V},$ $I_{D} = 29 \text{ A}, R_{G} = 6 \Omega$			21		ns
t _f	Fall Time				4		1
DRAIN-SOUR	RCE DIODE CHARACTERISTICS				-		
V_{SD}	Forward Diode Voltage	V _{GS} = 0 V, I _S = 29 A	$T_J = 25^{\circ}C$		0.89	1.2	V
t _{RR}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, V_{DD}$	₀ = 75 V		49		ns
Q _{RR}	Reverse Recovery Charge	dl _S /dt = 300 A/μs	$dl_S/dt = 300 \text{ A/}\mu\text{s}, l_S = 29 \text{ A}$		197		nC
t _{RR}	Reverse Recovery Time	V _{GS} = 0 V, V _{DE}	= 75 V		34		ns
Q _{RR}	Reverse Recovery Charge	dl _S /dt = 1000 A/μs, l _S = 29 A			345		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 5. Normalized On-Resistance vs. Junction Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS (continue)




Figure 7. Capacitance vs. Drain-to-Source Voltage






Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Source-to-Drain Diode Forward Voltage vs. Source Current

1.2




Figure 11. Forward Bias Safe Operating Area




Figure 12. Unclamped Inductive Switching Capability

TYPICAL CHARACTERISTICS (continue)





Figure 13. Transient Thermal Impedance

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

DPAK (SINGLE GAUGE)

CASE 369C **ISSUE G**

DATE 31 MAY 2023








- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY.

 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS		
וווע	MIN.	MAX.	MIN.	MAX.	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114 REF		2.90 REF		
L2	0.020	BSC	0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		








BOTTOM VIEW

5.80

BOTTOM VIEW ALTERNATE

CONSTRUCTIONS [0.228] 6.20 L2 GAUGE PLANE [0.244] 2.58 3.00 [0.102] [0.118] 1.60 [0.063] 6.17



STYLE 5: PIN 1. GATE


2. ANODE

3 CATHODE

ANODE

CW ROTATED 90°

GENERIC MARKING DIAGRAM*



= Device Code
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT* *FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

[0.243]

STYLE 1: PIN 1. BASE STYLE 2: PIN 1. GATE STYLE 3: PIN 1. ANODE STYLE 4: PIN 1. CATHODE 2. COLLECTOR 2. DRAIN 2. CATHODE 2. ANODE 3 SOURCE 3 FMITTER 3 ANODE 3 GATE

COLLECTOR 4. DRAIN 4. CATHODE 4. ANODE STYLE 6: STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 8: STYLE 9: PIN 1. MT1 2. MT2

STYLE 10: PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE PIN 1. CATHODE 2. ANODE 3 CATHODE 3 FMITTER 3 RESISTOR ADJUST 4. COLLECTOR 4. CATHODE 4. ANODE CATHODE

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

3 GATE

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales