FETKYTM

P-Channel Enhancement-Mode **Power MOSFET and Schottky Diode Dual SO-8 Package**

Features

- High Efficiency Components in a Single SO-8 Package
- High Density Power MOSFET with Low R_{DS(on)}, Schottky Diode with Low VF
- Independent Pin-Outs for MOSFET and Schottky Die Allowing for Flexibility in Application Use
- Less Component Placement for Board Space Savings
- SO-8 Surface Mount Package, Mounting Information for SO-8 Package Provided
- Pb-Free Packages are Available

Applications

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular and Cordless Telephones MOSEET MAXIMUM BATINGS (T - 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	-20	V
Gate-to-Source Voltage - Continuous	V _{GS}	±20	V
Thermal Resistance – Junction-to-Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 4)	R _{0JA} P _D I _D I _D	171 0.73 -2.34 -1.87 -8.0	°C/W W A A A
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _D I _{DM}	100 1.25 -3.05 -2.44 -12	°C/W W A A A
Thermal Resistance – Junction–to–Ambient (Note 3) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 4)	R _{θJA} PD ID ID ID	62.5 2.0 -3.86 -3.10 -15	°C/W W A A A
Operating and Storage Temperature Range	T _J , T _{stg}	- 55 to +150	°C
$ \begin{array}{l} \mbox{Single Pulse Drain-to-Source Avalanche} \\ \mbox{Energy - Starting } T_J = 25^\circ C \\ \mbox{(V}_{DD} = -20 \mbox{ Vdc}, \mbox{V}_{GS} = -4.5 \mbox{ Vdc}, \\ \mbox{Peak } I_L = -7.5 \mbox{ Apk, } L = 5 \mbox{ mH, } R_G = 25 \Omega) \end{array} $	E _{AS}	140	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Minimum FR-4 or G-10 PCB, Steady State.
 Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz Cu 0.06" thick single-sided), Steady State.
- 3. Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz Cu 0.06" thick single sided), $t \le 10$ seconds.
- 4. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.




ON Semiconductor®

http://onsemi.com

MOSFET **-3.05 AMPERES** -20 VOLTS $0.085 \ \Omega @ V_{GS} = -10 \ V$

SCHOTTKY DIODE **1.0 AMPERE**





MARKING DIAGRAM & PIN ASSIGNMENT

CDD

G

E3P1xx YWW -

С

Н H H

8 F A A A

1



	A A S
E3P1	= Device Code
XX	= 02 or S
А	= Assembly Location
Y	= Year

- WW = Work Week
 - = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMSD3P102R2	SO-8	2500/Tape & Reel
NTMSD3P102R2G	SO-8 (Pb-Free)	2500/Tape & Reel
NTMSD3P102R2SG	SO-8 (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

SCHOTTKY MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage DC Blocking Voltage	V _{RRM} V _R	20	V
Thermal Resistance - Junction-to-Ambient (Note 5)	R _{θJA}	204	°C/W
Thermal Resistance - Junction-to-Ambient (Note 6)	$R_{ hetaJA}$	122	°C/W
Thermal Resistance - Junction-to-Ambient (Note 7)	$R_{ hetaJA}$	83	°C/W
Average Forward Current (Note 7) (Rated V_R , $T_A = 100^{\circ}$ C)	Ι _Ο	1.0	A
Peak Repetitive Forward Current (Note 7) (Rated V _R , Square Wave, 20 kHz, T _A = 105°C)	I _{FRM}	2.0	A
Non-Repetitive Peak Surge Current (Note 7) (Surge Applied at Rated Load Conditions, Half-Wave, Single Phase, 60 Hz)	I _{FSM}	20	А

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Minimum FR-4 or G-10 PCB, Steady State.
 Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz Cu 0.06" thick single-sided), Steady State.
 Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz Cu 0.06" thick single sided), t ≤ 10 seconds.

SCHOTTKY ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (Note 8)

Characteristic		Symbol	Value		Unit
Maximum Instantaneous Forward Voltage	I _F = 1.0 Adc I _F = 2.0 Adc	V _F	T _J = 25°C	T _J = 125°C	Volts
Maximum Instantaneous Forward Voltage	I _F = 1.0 Adc I _F = 2.0 Adc	V _F	0.47 0.58	0.39 0.53	Volts
Maximum Instantaneous Reverse Current		I _R	T _J = 25°C	T _J = 125°C	mA
	V _R = 20 Vdc		0.05	10	
Maximum Voltage Rate of Change	V _R = 20 Vdc	dV/dt	10,000		V/μs


8. Indicates Pulse Test: Pulse Width = 300 μ s max, Duty Cycle = 2%.


MOSFET ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted) (Note 9)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage $(V_{GS} = 0 \text{ Vdc}, I_D = -250 \mu \text{Adc})$ Temperature Coefficient (Positive)		V _{(BR)DSS}	-20	- -30	-	Vdc mV/°C
Zero Gate Voltage Drain Current		1===		00		μAdc
$ (V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J \\ (V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J $		I _{DSS}	-		-1.0 -25	μλάς
Gate-Body Leakage Current (V _{GS} = -20 Vdc, V _{DS} = 0 Vdc)		I _{GSS}	-	_	-100	nAdc
Gate-Body Leakage Current (V _{GS} = +20 Vdc, V _{DS} = 0 Vdc)		I _{GSS}	-	_	100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = -250 µAdc) Temperature Coefficient (Negative)		V _{GS(th)}	-1.0 -	-1.7 3.6	-2.5 -	Vdc
Static Drain-to-Source On-State F $(V_{GS} = -10 \text{ Vdc}, I_D = -3.05 \text{ Adc})$ $(V_{GS} = -4.5 \text{ Vdc}, I_D = -1.5 \text{ Adc})$	lesistance	R _{DS(on)}	-	0.063 0.090	0.085 0.125	Ω
Forward Transconductance $(V_{DS} = -15 \text{ Vdc}, I_D = -3.05 \text{ Adc})$		9fs	-	5.0	-	Mhos
DYNAMIC CHARACTERISTICS					•	•
Input Capacitance		C _{iss}	-	518	750	pF
Output Capacitance	(V _{DS} = -16 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	190	350	
Reverse Transfer Capacitance		C _{rss}	-	70	135	
SWITCHING CHARACTERISTICS (Notes 10 & 11)					
Turn-On Delay Time		t _{d(on)}	-	12	22	ns
Rise Time	(V _{DD} = -20 Vdc, I _D = -3.05 Adc, V _{GS} = -10 Vdc,	t _r	-	16	30	
Turn-Off Delay Time	$R_{\rm G} = 6.0 \ \Omega$	t _{d(off)}	-	45	80	
Fall Time		t _f	-	45	80	
Turn-On Delay Time		t _{d(on)}	-	16	-	ns
Rise Time	$(V_{DD} = -20 \text{ Vdc}, I_D = -1.5 \text{ Adc},$	t _r	-	42	-	
Turn-Off Delay Time	- V _{GS} = -4.5 Vdc, R _G = 6.0 Ω)	t _{d(off)}	-	32	-	
Fall Time		t _f	-	35	-	
Total Gate Charge	(V _{DS} = -20 Vdc,	Q _{tot}	-	16	25	nC
Gate-Source Charge	$V_{GS} = -10 \text{ Vdc},$	Q _{gs}	-	2.0	-	
Gate-Drain Charge	I _D = -3.05 Adc)	Q _{gd}	-	4.5	-	
BODY-DRAIN DIODE RATINGS (No	ote 10)					
Diode Forward On-Voltage		V _{SD}	-	-0.96 -0.78	-1.25 -	Vdc
Reverse Recovery Time		t _{rr}	-	34	-	ns
	(I _S = −3.05 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	ta	-	18	-	
		t _b	-	16	-	
Reverse Recovery Stored Charge		Q _{RR}	-	0.03	-	μC

9. Handling precautions to protect against electrostatic discharge are mandatory. 10. Indicates Pulse Test: Pulse Width = 300 μ s max, Duty Cycle = 2%. 11. Switching characteristics are independent of operating junction temperature.

TYPICAL MOSFET ELECTRICAL CHARACTERISTICS








Figure 12. Diode Reverse Recovery Waveform






Figure 13. FET Thermal Response



TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS




V_R, REVERSE VOLTAGE (VOLTS) Figure 18. Typical Capacitance

5.0

Figure 19. Current Derating

T_A, AMBIENT TEMPERATURE (°C)

TYPICAL SCHOTTKY ELECTRICAL CHARACTERISTICS








Figure 21. Schottky Thermal Response

FETKY is a registered trademark of International Rectifier Corporation.

onsemí



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2			
the right to make changes without furth purpose, nor does onsemi assume ar	onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.					

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	2564B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>