# onsemi

## MOSFET – Power, P-Channel, SOIC-8

-30 V, -11.4 A

### NTMS4177P

#### Features

- Low R<sub>DS(on</sub>) to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- SOIC-8 Surface Mount Package Saves Board Space
- This is a Pb–Free Device

#### Applications

- Load Switches
- Notebook PC's
- Desktop PC's

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise stated)

Symbol	Ratir		Value	Unit	
$V_{DSS}$	Drain-to-Source Voltage	-30	V		
V <sub>GS</sub>	Gate-to-Source Voltage	ł		±20	V
Ι <sub>D</sub>	Continuous Drain		T <sub>A</sub> = 25°C	-8.9	А
	Current $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 70°C	-7.1	
PD	Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	1.52	W
Ι <sub>D</sub>	Continuous Drain		T <sub>A</sub> = 25°C	-6.6	А
	Current $R_{\theta JA}$ (Note 2)	Steady	T <sub>A</sub> = 70°C	-5.3	
PD	Power Dissipation R <sub>θJA</sub> (Note 2)	State	T <sub>A</sub> = 25°C	0.84	W
Ι <sub>D</sub>	Continuous Drain		$T_A = 25^{\circ}C$	-11.4	А
	Current R <sub>θJA</sub> t < 10 s (Note 1)		T <sub>A</sub> = 70°C	-9.3	
PD	Power Dissipation R <sub>θJA</sub> t < 10 s (Note 1)		T <sub>A</sub> = 25°C	2.5	W
I <sub>DM</sub>	Pulsed Drain Current		= 25°C, = 10 μs	-46	A
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and S	Storage T	emperature	–55 to +150	°C
۱ <sub>S</sub>	Source Current (Body Di	-2.1	А		
EAS	Single Pulse Drain-to-S Energy T <sub>J</sub> = 25°C, V <sub>DD</sub> = I <sub>L</sub> = 20 A <sub>pk</sub> , L = 1.0 mH, I	200	mJ		
ΤL	Lead Temperature for Sc (1/8" from case for 10 s)	260	°C		


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface-mounted on FR4 board using 1 inch sq pad size, 1 oz Cu.


2. Surface-mounted on FR4 board using the minimum recommended pad size.

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Max	I <sub>D</sub> Max
–30 V	12 mΩ @ –10 V	-11.4 A
-00 V	19 mΩ @ −4.5 V	-11.47





#### MARKING DIAGRAM & PIN ASSIGNMENT



41//P	= Device Code
А	= Assembly Location
Υ	= Year
WW	= Work Week
•	= Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMS4177PR2G	SOIC-8 (Pb-Free)	2,500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, <u>BRD8011/D</u>.

### **NTMS4177P**

#### THERMAL RESISTANCE RATINGS

Symbol	Rating	Мах	Unit
$R_{\thetaJA}$	Junction-to-Ambient - Steady State (Note 3)	82	
$R_{\theta JA}$	Junction–to–Ambient – t≤10 s (Note 3)	50	°C/W
$R_{\thetaJF}$	Junction-to-FOOT (Drain)	20	C/W
$R_{\thetaJA}$	Junction-to-Ambient - Steady State (Note 4)	148	

Surface-mounted on FR4 board using 1 inch sq pad size, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)jk

Symbol	Characteristic	Test Con	dition	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS						
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	$V_{GS}$ = 0 V, $I_D$	= –250 μA	-30			V
V <sub>(BR)DSS</sub> /T <sub>J</sub>	Drain-to-Source Breakdown Voltage Tem- perature Coefficient				29		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$			-1.0	
		$V_{DS} = -24 V$	$T_J = 85^{\circ}C$			-5.0	μΑ
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>0</sub>	<sub>3S</sub> = ±20 V			±100	nA
ON CHARAC	CTERISTICS (Note 5)						
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \ \mu A$		-1.5		-2.5	V
$V_{GS(TH)}/T_J$	Negative Threshold Temperature Coefficient				6.0		mV/°C
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = -10 V	I <sub>D</sub> = -11.4 A		10	12	mΩ
		V <sub>GS</sub> = -4.5 V	I <sub>D</sub> = -9.1 A		15	19	11152
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -1.5 V	I <sub>D</sub> = -11.4 A		30		S
CHARGES, O	CAPACITANCES AND GATE RESISTANCE		-				
C <sub>ISS</sub>	Input Capacitance				3100		
C <sub>OSS</sub>	Output Capacitance	V <sub>GS</sub> = 0 V, f = V <sub>DS</sub> = -	⊧ 1.0 MHz, 24 V		550		pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	• 05 -			370		1
Q <sub>G(TOT)</sub>	Total Gate Charge				29		
Q <sub>G(TH)</sub>	Threshold Gate Charge	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -15 V,			3.3		
Q <sub>GS</sub>	Gate-to-Source Charge	I <sub>D</sub> = -11	.4 A		10		nC
Q <sub>GD</sub>	Gate-to-Drain Charge				13		1

SWITCHING CHARACTERISTICS (Note 6)

Total Gate Charge

Gate Resistance

Q<sub>G(TOT)</sub>

 $\mathsf{R}_\mathsf{G}$ 

	t <sub>d(ON)</sub>	Turn-On Delay Time		18	
	t <sub>r</sub>	Rise Time	$V_{GS}$ = -10 V, $V_{DD}$ = -15 V,	13	ns
1	t <sub>d(OFF)</sub>	Turn-Off Delay Time	$I_{\rm D}$ = -1.0 A, R <sub>G</sub> = 6.0 Ω	64	115
	t <sub>f</sub>	Fall Time		36	

55

2.0

4.0

nC

Ω

#### **DRAIN-TO-SOURCE CHARACTERISTICS**


V <sub>SD</sub>	Forward Diode Voltage	V <sub>GS</sub> = 0 V	$T_J = 25^{\circ}C$	-0.73	-1.0	V
		I <sub>D</sub> = -2.1 A	T <sub>J</sub> = 125°C	0.54		
t <sub>RR</sub>	Reverse Recovery Time	$V_{GS}$ = 0 V, d <sub>IS</sub> /d <sub>t</sub> = 100 A/µs, I <sub>S</sub> = -2.1 A		34		ns
Ta	Charge Time			18		115
Т <sub>b</sub>	Discharge Time			16		
Q <sub>RR</sub>	Reverse Recovery Time			30		nC

5. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.

6. Switching characteristics are independent of operating junction temperatures.


#### **NTMS4177P**

#### **TYPICAL PERFORMANCE CURVES**



#### NTMS4177P

#### TYPICAL PERFORMANCE CURVES (continued)



## onsemi



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2				
onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.							

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE

6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK

7. VOULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2			

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>