Power MOSFET

-12 V, -6.4 A, Single P-Channel +TVS, ChipFET[™] Package

Features

- Low R_{DS(on)} MOSFET and TVS Diode ChipFET Package
- Integrated Drain Side TVS for 15 kV Contact Discharge ESD Protection
- 1.8 V Gate Rating
- This is a Pb-Free Device

Applications

• Battery Switch and Load Management Applications in Portable Equipment

MOSFET MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Paramo	Symbol	Value	Unit		
Drain-to-Source Voltage	V _{DSS}	-12	V		
Gate-to-Source Voltage			V _{GS}	±8	V
Continuous Drain	Steady	T _A = 25°C	۱ _D	-4.5	А
Current (Note 1)	State	T _A = 85°C		-3.2	
	t≤5s T _A = 25°C			-6.4	
Power Dissipation (Note 1)	Steady State T _A = 25°C		PD	1.1	W
		2.3			
Operating Junction and S	torage Te	mperature	T _J , T _{STG}	-55 to 150	°C
Storage Temperature Rar	TJ	-55 to 150	°C		
Lead Temperature for Sol (1/8" from case for 10		rposes	ΤL	260	°C

TVS MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	Value	Unit
Peak Power Dissipation 8 x 20 ms Double Exponential Waveform (Note 2)	PPK	150	W
Human Body Model (HBM) Machine Model (MM) IEC 61000-4-2 Specification (Contact)	ESD	16 400 30	kV V kV

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	110	
Junction-to-Ambient – t \leq 5 s (Note 1)	$R_{\theta JA}$	55	°C/W
Junction-to-Ambient - Steady State Min Pad (Note 3)	$R_{\theta JA}$	225	-,

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- 2. Nonrepetitive Current Pulse per Figure 11.
- Surface Mounted on FR4 board using 1 in sq size (Cu area = 1.127 in sq [1 oz] included traces).




.

ON Semiconductor®

http://onsemi.com

V _{(BR)DSS} R _{DS(on)} MAX		I _D MAX
-12 V	40 mΩ @ -4.5 V	
	53 mΩ @ -2.5 V	-6.4 A
	80 mΩ @ -1.8 V	

TVS




P-Channel MOSFET

TVS Diode







ORDERING INFORMATION

Device	Package	Shipping [†]
NTHD2110TT1G	ChipFET (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic	Symbol	Test Co	ondition	Min	Тур	Мах	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(Br)DSS}	$V_{GS} = 0 V_{dc},$	I _D = -250 μA	-12			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -12 V,	T _J = 25°C			-1.0	μA
		V_{DS} = -12 V, V_{GS} = 0 V	T _J = 85°C			-5.0	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V	_{GS} = ±8.0 V			±0.1	μA
ON CHARACTERISTICS (Note 6)	•	•					
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS},$	I _D = -250 μA	-0.40		-0.85	V
Drain-to-Source On-Resistance	R _{DS(on)}	V _{GS} = -4.5 \	/, I _D = -6.4 A		33	40	mΩ
		V _{GS} = -2.5 \	/, I _D = -2.0 A		42	53	
		V _{GS} = -1.8 \	/, I _D = -1.7 A		57	80	
Forward Transconductance	9 FS	V _{DS} = -5.0 \	/, I _D = -6.4 A		13.7		S
CHARGES, CAPACITANCES AND GATE RESI	STANCE						4
Input Capacitance	C _{iss}	V _{DS} = -6.0 V, V _{GS} = 0 V f = 1.0 MHz			1072		pF
Output Capacitance	C _{oss}				260		
Reverse Transfer Capacitance	C _{rss}				134		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = -4.5 V, V _{DS} = -6.0 V, I _D = -6.4 A			10.5	14	nC
Threshold Gate Charge	Q _{G(TH)}				0.6		
Gate-to-Source Charge	Q _{GS}	$I_D = -$	-6.4 A		1.3		
Gate-to-Drain Charge	Q _{GD}				2.8		
SWITCHING CHARACTERISTICS (Note 7)	•						
Turn-On Delay Time	t _{d(on)}	V _{DD} = -6.0 V,	V_{GS} = -4.5 V, R _G = 6.0 Ω		7.5		ns
Rise Time	tr	I _D = -1.0 A,	R _G = 6.0 Ω		8.6		
Turn-Off Delay Time	t _{d(off)}				99.7		1
Fall Time	t _f				49.8		
DRAIN-SOURCE DIODE CHARACTERISTICS	•						
Diode Forward Voltage	V _{SD}	I _S = -1.7 A, V _{GS} = 0 V	$T_J = 25^{\circ}C$		-0.7	-1.0	V
		V _{GS} = 0 V	T _J = 125°C		-0.6		
Reverse Recovery Time	t _{RR}	V _{GS} = dI _S / dt = 100 A	= 0 V, /µs, I _S = −1.7 A		41.7		ns
Reverse Recovery Charge	Q _{RR}	V _{GS} = dI _S / dt = 100 A	= 0 V, /µs, I _S = -1.7 A		22		nC


Surface Mounted on FR4 board using 1 in sq size (Cu area = 1.127 in sq [1 oz] included traces).
 Surface mounted on FR4 board using the minimum recommended pad size.
 Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)


Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
TVS DIODE		•				-
Reverse Working Voltage (Note 8)	V _{RWM}		12			V
Breakdown Voltage (Note 9)	V _{BR}	I _T = 1 mA	14.5		15.7	V
Reverse Leakage Current	I _R	V _{RWM} = 12 V		0.6	10	nA
Clamping Voltage (Note 10)	V _C	I _{PP} = 1 A (8 x 20 μs Waveform)			15.7	V
Clamping Voltage (Note 10)	V _C	$I_{PP} = 5 \text{ A} (8 \times 20 \ \mu \text{s Waveform})$			19.1	V
Maximum Peak Pulse Current (Note 10)	I _{PP}	8 x 20 μs Waveform			6.2	Α
Capacitance	CJ	V _R = 0 V, f = 1 MHz (Anode-to-GND)			60	pF

TVS devices are normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal or greater than the DC or continuous peak operating voltage level.
 V_{BR} is measured at pulse test current I_T.
 Pulse waveform per Figure 11.

TYPICAL MOSFET PERFORMANCE CURVES











Figure 16. Typical Application Circuit


ChipFET is a trademark of Vishay Siliconix



ChipFET™ CASE1206A-03 **ISSUE K**

DATE 19 MAY 2009






1.

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- 2.
- CONTROLLING DIMENSION: MILLINGTER.
 MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE.
 LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM.
 DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE. 6.


	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
с	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е		0.65 BSC			0.025 BSC)
e1	0.55 BSC				0.022 BSC	;
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ		5° NOM			5° NOM	

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. GATE 5. SOURCE 6. DRAIN	STYLE 2: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6 DRAIN 2	STYLE 3: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN	STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. COLLECTOR 4. BASE 5. EMITTER 6. COLLECTOR	STYLE 5: PIN 1. ANODE 2. ANODE 3. DRAIN 4. DRAIN 5. SOURCE 6. CATE	STYLE 6: PIN 1. ANODE 2. DRAIN 3. DRAIN 4. GATE 5. SOURCE 6. DDAIN
5. SOURCE 6. DRAIN 7. DRAIN 8. DRAIN	5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	5. DHAIN 6. DRAIN 7. CATHODE 8. CATHODE	5. EMITTER 6. COLLECTOR 7. COLLECTOR 8. COLLECTOR	5. SOURCE 6. GATE 7. CATHODE 8. CATHODE	6. DRAIN 7. DRAIN

SOLDERING FOOTPRINT



GENERIC **MARKING DIAGRAM***




device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " .", may or may not be present.

OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2

DOCUMENT NUMBER:	98AON03078D Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	ChipFET		PAGE 1 OF 2	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically	

ChipFET™ CASE 1206A–03 ISSUE K

DATE 19 MAY 2009



ADDITIONAL SOLDERING FOOTPRINTS*

Style 3

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Style 5

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	ChipFET		PAGE 2 OF 2		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>