Power MOSFET

1 Amp, 20 Volts, P-Channel TSOP-6

Features

- Ultra Low R_{DS(on)}
- Higher Efficiency Extending Battery Life
- Miniature TSOP-6 Surface Mount Package
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

• Power Management in Portable and Battery–Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

Rating	Symbol	Value	Unit			
Drain-to-Source Voltage	V _{DSS}	-20	V			
Gate-to-Source Voltage - Continuous	V _{GS}	± 8.0	V			
$\begin{array}{l} \mbox{Thermal Resistance} \\ \mbox{Junction-to-Ambient (Note 1)} \\ \mbox{Total Power Dissipation @ T_A = $25^{\circ}C$ \\ \mbox{Drain Current} - Continuous @ T_A = $25^{\circ}C$ \\ \mbox{- Pulsed Drain Current (T_p < $10 μS)} \end{array}$	R _{θJA} P _d I _D I _{DM}	244 0.5 -1.65 -10	°C/W W A A			
$\begin{array}{l} \mbox{Thermal Resistance} \\ \mbox{Junction-to-Ambient (Note 2)} \\ \mbox{Total Power Dissipation } @ T_A = 25^{\circ}C \\ \mbox{Drain Current} - Continuous } @ T_A = 25^{\circ}C \\ \mbox{- Pulsed Drain Current } (T_p < 10 \ \mu S) \end{array}$	R _{θJA} Pd I _D I _{DM}	128 1.0 -2.35 -14	°C/W W A A			
$\begin{array}{l} \mbox{Thermal Resistance} \\ \mbox{Junction-to-Ambient (Note 3)} \\ \mbox{Total Power Dissipation @ T_A = $25^{\circ}C$ \\ \mbox{Drain Current} - Continuous @ T_A = $25^{\circ}C$ \\ \mbox{- Pulsed Drain Current (T_p < $10 μS)} \end{array}$	R _{θJA} Pd I _D I _{DM}	62.5 2.0 -3.3 -20	°C/W W A A			
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C			
Maximum Lead Temperature for Soldering Purposes for 10 Seconds	ΤL	260	°C			

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Minimum FR-4 or G-10 PCB, operating to steady state.

- Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. Cu. 0.06" thick single sided), operating to steady state.
- Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. Cu. 0.06" thick single sided), t < 5.0 seconds.




ON Semiconductor®

http://onsemi.com

1 AMPERE 20 VOLTS

 $R_{DS(on)} = 90 \text{ m}\Omega$






MARKING DIAGRAM & PIN ASSIGNMENT



М





= Date Code*

= Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation may vary depending upon manufacturing location.

ORDERING INFORMATION


Device	Package	Shipping [†]
NTGS3441T1G	TSOP-6 (Pb-Free)	3000 / Tape & Reel
NVGS3441T1G	TSOP-6 (Pb-Free)	3000 / Tape& Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise noted) (Notes 4 & 5)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage ($V_{GS} = 0 \text{ Vdc}, I_D = -10 \mu A$)			-20	_	-	Vdc
Zero Gate Voltage Drain Current (V _{GS} = 0 Vdc, V _{DS} = -20 Vdc, T _J = 25°C) (V _{GS} = 0 Vdc, V _{DS} = -20 Vdc, T _J = 70°C)			-	- -	-1.0 -5.0	μAdc
Gate-Body Leakage Current (V _{GS} = -8.0 Vdc, V _{DS} = 0 Vdc)			-	_	-100	nAdc
Gate-Body Leakage Current (V _{GS} = +8.0 Vdc, V _{DS} = 0 Vdc)			-	-	100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = -250 \ \mu Adc$)			-0.45	-1.05	-1.50	Vdc
Static Drain–Source On–State Resistance $(V_{GS} = -4.5 \text{ Vdc}, I_D = -3.3 \text{ Adc})$ $(V_{GS} = -2.5 \text{ Vdc}, I_D = -2.9 \text{ Adc})$			-	0.069 0.117	0.090 0.135	Ω
Forward Transconductance $(V_{DS} = -10 \text{ Vdc}, I_D = -3.3 \text{ Adc})$			-	6.8	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	480	-	pF
Output Capacitance	$(V_{DS} = -5.0 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	1	265	-	pF
Reverse Transfer Capacitance	,	C _{rss}	1	100	_	pF
SWITCHING CHARACTERISTICS						
Turn-On Delay Time		t _{d(on)}	1	13	25	ns
Rise Time	(V _{DD} = −20 Vdc, I _D = −1.6 Adc,	t _r	1	23.5	45	ns
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc}, R_g = 6.0 \Omega$	t _{d(off)}	Ι	27	50	ns
Fall Time		t _f	-	24	45	ns
Total Gate Charge		Q _{tot}	-	6.2	14	nC
Gate-Source Charge	(V _{DS} = -10 Vdc, V _{GS} = -4.5 Vdc, I _D = -3.3 Adc)	Q _{gs}	-	1.3	-	nC
Gate-Drain Charge		Q _{gd}	I	2.5	-	nC
BODY-DRAIN DIODE RATINGS						
Diode Forward On-Voltage	$(I_{\rm S}$ = -1.6 Adc, $V_{\rm GS}$ = 0 Vdc)	V _{SD}	-	-0.88	-1.2	Vdc
Diode Forward On-Voltage	$(I_{\rm S}$ = -3.3 Adc, $V_{\rm GS}$ = 0 Vdc)	V _{SD}	I	-0.98	_	Vdc
Reverse Recovery Time	$(I_{\rm S} = -1.6 \text{ Adc}, dI_{\rm S}/dt = 100 \text{ A}/\mu \text{s})$	t _{rr}	-	30	60	ns

Indicates Pulse Test: P.W. = 300 μsec max, Duty Cycle = 2%.
 Handling precautions to protect against electrostatic discharge are mandatory.




TYPICAL ELECTRICAL CHARACTERISTICS



with Temperature

TYPICAL ELECTRICAL CHARACTERISTICS

TYPICAL ELECTRICAL CHARACTERISTICS








Figure 12. Normalized Thermal Transient Impedance, Junction-to-Ambient

TSOP-6 3.00x1.50x0.90, 0.95P **CASE 318G ISSUE W** DATE 26 FEB 2024 NDTES D DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018. 1. CONTROLLING DIMENSION: MILLIMETERS. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM 2. З. 6 5 4 LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H. PIN 1 INDICATOR MUST BE LOCATED IN THE INDICATED ZONE Ē1 NOTE 5 1 3 MILLIMETERS H DIM MIN NΠΜ MAX e -2 GAUGE PLANE 0.90 1.00 1.10 А TOP VIEW A1 0.01 0.06 0.10 0.80 0.90 1.00 Α2 -A2 0.25 0.38 0.50 b SEATING PLANE Μ Ċ 0.10 0.18 0.26 С 0.05 C 3.00 DETAIL Z D 2.90 3.10 SCALE 3:1 F 2.50 A1-2.75 3.00 SIDE VIEW PLANE Ε1 1.30 1.50 1.70 0.85 0.95 1.05 е 0.20 0.40 DETAIL Z L 0.60 L2 0.25 BSC М 0° 10° 6X --0.60 END VIEW 6X -0.95 3.20 1 -0.95 PITCH RECOMMENDED MOUNTING FOOTPRINT

*For additional information on our Pb-Free strategy and soldering details, please download th e EN Semiconductor Soldering and Mounting Techniques Reference manual, SELDERRM/D.

DUSEU


DOCUMENT NUMBER:	98ASB14888C Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION: TSOP-6 3.00x1.50x0.90, 0.95P PAGE			PAGE 1 OF 2			
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others.						

onsemí.

TSOP-6 3.00x1.50x0.90, 0.95P CASE 318G ISSUE W

DATE 26 FEB 2024

GENERIC MARKING DIAGRAM*



*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD	STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GATE 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE	2. GND 3. D(OUT)– 4. D(IN)– 5. VBUS	STYLE 11: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1/GATE 2	STYLE 12: PIN 1. I/O 2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O
STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. DRAIN 2 5. SOURCE 1 6. DRAIN 1	STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. CATHODE/DRAIN 5. CATHODE/DRAIN 6. CATHODE/DRAIN		LE 16: N 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 17: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR	

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.95P		PAGE 2 OF 2			
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.						

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>