MOSFET - P-Channel, TSOP-6

-3.3 A, -12 V



- Ultra Low R_{DS(on)}
- Higher Efficiency Extending Battery Life
- Miniature TSOP-6 Surface Mount Package
- Pb-Free Package is Available

Applications

• Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	-12	Volts
Gate-to-Source Voltage - Continuous	V _{GS}	±8.0	Volts
Thermal Resistance Junction-to-Ambient (Note 1)	$R_{\theta JA}$	62.5 2.0	°C/W Watts
Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C - Pulsed Drain Current (T _p < 10 µS) Maximum Operating Power Dissipation	I _D I _{DM} P _d	-3.3 -20 1.0 -2.35	Amps Amps Watts Amps
Maximum Operating Drain Current	SV	イト.	
Thermal Resistance Junction-to-Ambient (Note 2) Total Power Dissipation @ T _A = 25°C	R _{eJA} P _d	128 1.0	°C/W Watts
Drain Current - Continuous @ T _A = 25°C - Pulsed Drain Current (T _p < 10 µS) Maximum Operating Power Dissipation Maximum Operating Drain Current	I _D I _{DM} P _d I _D	-2.35 -14 0.5 -1.65	Amps Amps Watts Amps
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Maximum Lead Temperature for Soldering Purposes for 10 Seconds	T _L	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. Cu 0.06" thick single sided), t < 5.0 seconds.
- Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. Cu 0.06" thick single sided), operating to steady state.


1



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} TYP	I _D Max
-12 V	75 mΩ @ –4.5 V	-3.3 A



MARKING DIAGRAM & PIN ASSIGNMENT



TSOP-6 CASE 318G STYLE 1



433 = Specific Device Code

M = Date Code*

upon manufacturing location.

= Pb-Free Package

(Note: Microdot may be in either location)
*Date Code orientation may vary depending

ORDERING INFORMATION

Device	Package	Shipping [†]
NTGS3433T1	TSOP-6	3000 Tape & Reel
NTGS3433T1G	TSOP-6 (Pb-Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_A = 25$ °C unless otherwise noted) (Notes 3 & 4)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•			•	
Drain-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = -10 μA)			-12	-	-	Vdc
Zero Gate Voltage Drain Current (V _{GS} = 0 Vdc, V _{DS} = -8 Vdc, T _J = 25°C) (V _{GS} = 0 Vdc, V _{DS} = -8 Vdc, T _J = 70°C)		I _{DSS}	- -	- -	-1.0 -5.0	μAdc
Gate-Body Leakage Current (V _{GS} = -8.0 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	-100	nAdc
Gate-Body Leakage Current (V _{GS} = +8.0 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = -250 \mu Adc$)		V _{GS(th)}	-0.50	-0.70	-1.50	Vdc
Static Drain–Source On–State Resistance (V_{GS} = -4.5 Vdc, I_D = -3.3 Adc) (V_{GS} = -2.5 Vdc, I_D = -2.9 Adc)			-	0.055 0.075	0.075 0.095	Ω
Forward Transconductance (V _{DS} = -10 Vdc, I _D = -3.3 Add	:)	9FS		7.0	-	mhos
DYNAMIC CHARACTERISTICS				715.		
Total Gate Charge		Q _{tot}		7.0	15	nC
Gate-Source Charge	$(V_{DS} = -10 \text{ Vdc}, V_{GS} = -4.5 \text{ Vdc}, I_{D} = -3.3 \text{ Adc})$	Q_{gs}		2.0	-	
Gate-Drain Charge		Q_{gd}	TUS	3,5	-	
Input Capacitance		C _{iss}	2-21	550	-	pF
Output Capacitance	$(V_{DS} = -5.0 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	Coss	(CO),	450	-	
Reverse Transfer Capacitance	COM	C _{rss}	7 -	200	-	
SWITCHING CHARACTERISTICS		OF	•			
Turn-On Delay Time	TRONIE	t _{d(on)}	ı	20	30	ns
Rise Time	$(V_{DD} = -10 \text{ Vdc}, I_D = -1.0 \text{ Adc},$	t _r	-	20	30	
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc}, R_g = 6.0 \Omega$	t _{d(off)}	-	110	120	
Fall Time	E ENSEM!	t _f	-	100	115	
Reverse Recovery Time	$(I_S = -1.7 \text{ Adc, dI}_S/\text{dt} = 100 \text{ A/}\mu\text{s})$	t _{rr}	=	30	-	ns
BODY-DRAIN DIODE RATINGS	OKY					
Diode Forward On-Voltage	$(I_{S} = -1.7 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	ı	-0.80	-1.5	Vdc
Diode Forward On-Voltage	$(I_S = -3.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	-	-0.90	-	Vdc

Indicates Pulse Test: P.W. = 300 μsec max, Duty Cycle = 2%.
 Class 1 ESD rated – Handling precautions to protect against electrostatic discharge are mandatory.





Figure 6. Capacitance Variation

Figure 5. On-Resistance Variation with

Temperature



10 $V_{GS} = 0 V$ -IS, SOURCE CURRENT (AMPS) 8 $T_J = 150^{\circ}C$ 5 $T_J = 25^{\circ}C$ 3 2 0 0 0.2 0.4 0.6 1.2 -V_{SD,} SOURCE-TO-DRAIN VOLTAGE (VOLTS)

Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 8. Diode Forward Voltage vs. Current




Figure 9. Normalized Thermal Transient Impedance, Junction-to-Ambient




Figure 10. Single Pulse Power





NOTE 5


TSOP-6 3.00x1.50x0.90, 0.95P **CASE 318G ISSUE W**

DATE 26 FEB 2024





- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
 LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.

 5. PIN 1 INDICATOR MUST BE LOCATED IN THE INDICATED ZONE



N	1ILLIM	IETERS	2
DIM	MIN	NDM	MAX
Α	0.90	1.00	1.10
A1	0.01	0.06	0.10
A2	0.80	0.90	1.00
b	0.25	0.38	0.50
C	0.10	0.18	0.26
D	2.90	3.00	3,10
E	2.50	2.75	3.00
E1	1.30	1.50	1.70
е	0.85	0.95	1.05
L	0.20	0.40	0.60
L2	0.25 BSC		
М	0°		10°





RECOMMENDED MOUNTING FOOTPRINT

*For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference manual, SDLDERRM/D.

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.95P		PAGE 1 OF 2	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

TSOP-6 3.00x1.50x0.90, 0.95P CASE 318G

ISSUE W

DATE 26 FEB 2024

GENERIC MARKING DIAGRAM*



XXX M= **STANDARD**

XXX = Specific Device Code

XXX = Specific Device Code

=Assembly Location

= Date Code

= Year

= Pb-Free Package

W = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD	STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GATE 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE	2. GND ' 3. D(OUT)- 4. D(IN)- 5. VBUS	STYLE 11: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1/GATE 2	STYLE 12: PIN 1. I/O 2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O
STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. DRAIN 2 5. SOURCE 1 6. DRAIN 1	STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. CATHODE/DRAIN 5. CATHODE/DRAIN 6. CATHODE/DRAIN		/LE 16: N 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 17: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR	

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.95P		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales