## **Power MOSFET** -20 V, -2.5 A, P-Channel, TSOP-6 Dual

#### Features

- Reduced Gate Charge for Fast Switching
- -2.5 V Gate Rating
- Leading Edge Trench Technology for Low On Resistance
- Independent Devices to Provide Design Flexibility
- This is a Pb–Free Device

#### Applications

- Li–Ion Battery Charging
- Load Switch / Power Switching
- DC to DC Conversion
- Portable Devices like PDA's, Cellular Phones, and Hard Drives

<b>MAXIMUM RATINGS</b> (T <sub>J</sub> = 25°C unless otherwise noted)							
Parame	Symbol	Value	Unit				
Drain-to-Source Voltage	)		V <sub>DSS</sub>	-20	V		
Gate-to-Source Voltage			V <sub>GS</sub>	±12	V		
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I <sub>D</sub>	-2.2	Α		
Current (Note 1)	State	$T_A = 85^{\circ}C$		-1.6			
	t ≤ 5 s	T <sub>A</sub> = 25°C		-2.5			
Power Dissipation (Note 1)	Steady State	_	PD	1.0	W		
	I <sub>A</sub> = 25 C						
	t ≤ 5 s			1.3			
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	۱ <sub>D</sub>	-1.6	A		
Current (Note 2)	Siale	$T_A = 85^{\circ}C$		-1.2			
Power Dissipation $T_A = 25^{\circ}C$ (Note 2)		PD	0.56	W			
Pulsed Drain Current	Pulsed Drain Current t <sub>p</sub> = 10 μs			-7.5	Α		
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C		
Source Current (Body Diode)			۱ <sub>S</sub>	-0.8	Α		
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size (Cu area = 30 mm<sup>2</sup> [2 oz] including traces).




## **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
–20 V	145 mΩ @ –4.5 V	–2.2 A
	200 mΩ @ –2.5 V	–1.6 A



D1



P-CHANNEL MOSFET

#### P-CHANNEL MOSFET

MARKING






SC = Specific Device Code M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)



(...,

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTGD3133PT1G	TSOP6 (Pb-Free)	3000/Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### © Semiconductor Components Industries, LLC, 2008 May, 2008 – Rev. 1

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Мах	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	115	°C/W
Junction-to-Ambient – t $\leq$ 5 s (Note 3)	$R_{ hetaJA}$	95	
Junction-to-Ambient - Steady State Min Pad (Note 4)	R <sub>0JA</sub>	225	

Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
Surface Mounted on FR4 Board using the minimum recommended pad size (Cu area = 30 mm<sup>2</sup> [2 oz] including traces).


## **MOSFET ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•					
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V	I <sub>D</sub> = -250 μA	-20	-	-	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>			-	14.2	-	mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	N 0.Y.Y. 10.Y	$T_J = 25^{\circ}C$	-	-	-1.0	μA
		$V_{GS} = 0 V, V_{DS} = -16 V$	T <sub>J</sub> = 85°C	-	-	-10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} =$	±12 V	-	-	±100	nA
ON CHARACTERISTICS (Note 5)				-		-	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	I <sub>D</sub> = -250 μA	-0.6	-0.95	-1.4	V
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -4.5 V, I <sub>D</sub> =	-2.2 A	-	90	145	mΩ
		V <sub>GS</sub> = -2.5 V, I <sub>D</sub> =	–1.6 A	-	140	200	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = -5.0 V, I <sub>D</sub> =	–2.2 A	-	4.5	-	S
CHARGES, CAPACITANCES & GATE RES	SISTANCE	•					
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -10 V, f = 1.0 MHz			400	-	pF
Output Capacitance	C <sub>OSS</sub>				75	-	
Reverse Transfer Capacitance	C <sub>RSS</sub>				40	-	
Total Gate Charge	Q <sub>G(TOT)</sub>				3.8	5.5	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.5	-	
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS}$ = -4.5 V, $V_{DS}$ = -10 V, $I_D$ = -2.2 A		-	0.9	-	
Gate-to-Drain Charge	Q <sub>GD</sub>			-	1.0	-	
SWITCHING CHARACTERISTICS (Note 6)	)	•					
Turn-On Delay Time	t <sub>d(ON)</sub>			-	6.7	-	ns
Rise Time	t <sub>r</sub>	$V_{GS}$ = -4.5 V, $V_{DD}$ = -10 V, I <sub>D</sub> = -1.0 A, R <sub>G</sub> = 6.0 $\Omega$		-	12.7	-	
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	13.2	-	
Fall Time	t <sub>f</sub>			-	11	-	
DRAIN-SOURCE DIODE CHARACTERIS	rics			-			
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS}$ = 0 V, $T_{J}$ = 25°C	I <sub>S</sub> = -0.8 A	-	-0.8	-1.2	V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dI <sub>SD</sub> / dt = 100 A/μs, I <sub>S</sub> = -0.8 A		-	12	_	ns
Charge Time	ta			-	8.0	-	1
Discharge Time	t <sub>b</sub>			-	4.0	-	1
Reverse Recovery Charge	Q <sub>RR</sub>			-	4.0	-	nC


5. Pulse Test: pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2%.


6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL PERFORMANCE CHARACTERISTICS**




#### **TYPICAL PERFORMANCE CHARACTERISTICS**











strategy and soldering details, please download th e DN Semiconductor Soldering and Mounting Techniques Reference manual, SDLDERRM/D.


DOCUMENT NUMBER:	98ASB14888C     Electronic versions are uncontrolled except when accessed directly from the Document Repository.       Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.95P		PAGE 1 OF 2		
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves					

the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

#### TSOP-6 3.00x1.50x0.90, 0.95P CASE 318G **ISSUE W**

DATE 26 FEB 2024

#### GENERIC **MARKING DIAGRAM\***





XXX = Specific Device Code

= Pb-Free Package

= Date Code

XXX = Specific Device Code

А =Assembly Location

= Year

Υ W = Work Week

= Pb-Free Package .

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

М

.

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. DRAIN	PIN 1. EMITTER 2	PIN 1. ENABLE	PIN 1. N/C	PIN 1. EMITTER 2	PIN 1. COLLECTOR
2. DRAIN	2. BASE 1	2. N/C	2. V in	2. BASE 2	2. COLLECTOR
3. GATE	3. COLLECTOR 1	3. R BOOST	3. NOT USED	3. COLLECTOR 1	3. BASE
4. SOURCE	4. EMITTER 1	4. Vz	4. GROUND	4. EMITTER 1	4. EMITTER
5. DRAIN	5. BASE 2	5. V in	5. ENABLE	5. BASE 1	5. COLLECTOR
6. DRAIN	6. COLLECTOR 2	6. V out	6. LOAD	6. COLLECTOR 2	6. COLLECTOR
STYLE 7:	STYLE 8:	STYLE 9:	STYLE 10:	STYLE 11:	STYLE 12:
PIN 1. COLLECTOR	PIN 1. Vbus	PIN 1. LOW VOLTAGE GATE	PIN 1. D(OUT)+	PIN 1. SOURCE 1	PIN 1. I/O
2. COLLECTOR	2. D(in)	2. DRAIN	2. GND	2. DRAIN 2	2. GROUND
3. BASE	3. D(in)+	3. SOURCE	3. D(OUT)-	3. DRAIN 2	3. I/O
4. N/C	4. D(out)+	4. DRAIN	4. D(IN)-	4. SOURCE 2	4. I/O
5. COLLECTOR	5. D(out)	5. DRAIN	5. VBUS	5. GATE 1	5. VCC
6. EMITTER	6. GND	6. HIGH VOLTAGE GATE	6. D(IN)+	6. DRAIN 1/GATE 2	6. I/O
STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. DRAIN 2 5. SOURCE 1 6. DRAIN 1	STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. CATHODE/DRAIN 5. CATHODE/DRAIN 6. CATHODE/DRAIN		LE 16: 11. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 17: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR	

DOCUMENT NUMBER:	98ASB14888C Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.95P		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>