NTB35N15

MOSFET – N-Channel, Enhancement Mode, D²PAK

37 A, 150 V

ON Semiconductor®

http://onsemi.com

37 AMPERES, 150 VOLTS
50 mΩ @ V_{GS} = 10 V

Features

- Source−to−Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Avalanche Energy Specified
- I_{DSS} and $R_{DS(on)}$ Specified at Elevated Temperature
- Mounting Information Provided for the D²PAK Package
- Pb−Free Packages are Available

Typical Applications

- PWM Motor Controls
- Power Supplies
- Converters

N−Channel



MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain−to−Source Voltage	V_{DSS}	150	Vdc
Drain−to−Source Voltage (R_{GS} = 1.0 MΩ)	V_{DGR}	150	Vdc
Gate−to−Source Voltage − Continuous − Non−Repetitive ($t_p \le 10$ ms)	 V_{GS} V_{GSM}	 ±20 ±40	Vdc
Drain Current − Continuous @ T_A = 25°C − Continuous @ T_A = 100°C − Pulsed (Note 2)	I_D I_D I_{DM}	37 23 111	Adc
Total Power Dissipation @ T_A = 25°C Derate above 25°C Total Power Dissipation @ T_A = 25°C (Note 1)	P_D	178 1.43 2.0	W W/°C W
Operating and Storage Temperature Range	T_J, T_{stg}	−55 to +150	°C
Single Pulse Drain−to−Source Avalanche Energy − Starting T_J = 25°C (V_{DD} = 100 Vdc, V_{GS} = 10 Vdc, $I_{L(pk)}$ = 21.6 A, L = 3.0 mH, R_G = 25 Ω)	E_{AS}	700	mJ
Thermal Resistance − Junction−to−Case − Junction−to−Ambient − Junction−to−Ambient (Note 1)	 $R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	 0.7 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 in from case for 10 seconds	T_L	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu. Area 0.412 in²).

MARKING DIAGRAM & PIN ASSIGNMENT



D²PAK
CASE 418B
STYLE 2



35N15	= Device Code
A	= Assembly Location
Y	= Year
WW	= Work Week
G	= Pb−Free Package

ORDERING INFORMATION

Device	Package	Shipping†
NTB35N15	D²PAK	50 Units/Rail
NTB35N15G	D²PAK (Pb−Free)	50 Units/Rail
NTB35N15T4	D²PAK	800 Tape & Reel
NTB35N15T4G	D²PAK (Pb−Free)	800 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

2. Pulse Test: Pulse Width = 10 μs, Duty Cycle = 2%.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain−to−Source Breakdown Voltage (V_{GS} = 0 Vdc, I_D = 250 μAdc) Temperature Coefficient (Positive)		$V_{(BR)DSS}$	 150 –	 – 240	 – –	Vdc mV/°C
Zero Gate Voltage Drain Current (V_{GS} = 0 Vdc, V_{DS} = 150 Vdc, T_J = 25°C) (V_{GS} = 0 Vdc, V_{DS} = 150 Vdc, T_J = 125°C)		I_{DSS}	 – –	 – –	 5.0 50	μAdc
Gate−Body Leakage Current (V_{GS} = ±20 Vdc, V_{DS} = 0)		I_{GSS}	–	–	±100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage V_{DS} = V_{GS}, I_D = 250 μAdc) Temperature Coefficient (Negative)		$V_{GS(th)}$	 2.0 –	 2.9 −8.56	 4.0 –	Vdc mV/°C
Static Drain−to−Source On−State Resistance (V_{GS} = 10 Vdc, I_D = 18.5 Adc) (V_{GS} = 10 Vdc, I_D = 18.5 Adc, T_J = 125°C)		$R_{DS(on)}$	 – –	 0.042 –	 0.050 0.120	Ω
Drain−to−Source On−Voltage (V_{GS} = 10 Vdc, I_D = 18.5 Adc)		$V_{DS(on)}$	 –	 1.55	 1.78	Vdc
Forward Transconductance (V_{DS} = 10 Vdc, I_D = 18.5 Adc)		g_{FS}	–	26	–	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V_{DS} = 25 Vdc, V_{GS} = 0 Vdc, f = 1.0 MHz)	C_{iss}	–	2275	3200	pF
Output Capacitance		C_{oss}	–	450	650	
Reverse Transfer Capacitance		C_{rss}	–	90	175	
SWITCHING CHARACTERISTICS (Notes 3 & 4)						
Turn−On Delay Time	(V_{DD} = 120 Vdc, I_D = 37 Adc, V_{GS} = 10 Vdc, R_G = 9.1 Ω)	$t_{d(on)}$	–	20	35	ns
Rise Time		t_r	–	125	225	
Turn−Off Delay Time		$t_{d(off)}$	–	90	175	
Fall Time		t_f	–	120	210	
Total Gate Charge	(V_{DS} = 120 Vdc, I_D = 37 Adc, V_{GS} = 10 Vdc)	Q_{tot}	–	70	100	nC
Gate−to−Source Charge		Q_{gs}	–	14	–	
Gate−to−Drain Charge		Q_{gd}	–	32	–	
BODY−DRAIN DIODE RATINGS (Note 3)						
Diode Forward On−Voltage	(I_S = 37 Adc, V_{GS} = 0 Vdc) (I_S = 37 Adc, V_{GS} = 0 Vdc, T_J = 125°C)	V_{SD}	 –	 1.00 0.88	 1.5 –	Vdc
Reverse Recovery Time	(I_S = 37 Adc, V_{GS} = 0 Vdc, dI_S/dt = 100 A/μs)	t_{rr}	–	170	–	ns
		t_a	–	112	–	
		t_b	–	58	–	
Reverse Recovery Stored Charge		Q_{RR}	–	1.14	–	μC

3. Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
4. Switching characteristics are independent of operating junction temperature.



Figure 1. On−Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On−Resistance versus Drain Current and Temperature



Figure 4. On−Resistance versus Drain Current and Gate Voltage



Figure 5. On−Resistance Variation with Temperature



Figure 6. Drain−to−Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain−gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

$t_f = Q_2 \times R_G/V_{GSP}$

where

V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn−on and turn−off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$t_{d(on)} = R_G C_{iss} \text{ In } [V_{GG}/(V_{GG} - V_{GSP})]$

$t_{d(off)} = R_G C_{iss} \text{ In } (V_{GG}/V_{GSP})$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off−state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on−state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation



Figure 8. Gate−To−Source and Drain−To−Source Voltage versus Total Charge



Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN−TO−SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain−to−source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance − General Data and Its Use.”

Switching between the off−state and the on−state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μs. In addition the total power averaged over a complete switching cycle must not exceed $(T_{J(MAX)} - T_C)/(R_{\theta JC})$.

A Power MOSFET designated E−FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non−linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E−FETs can withstand the stress of drain−to−source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area



Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform



D²PAK 3
CASE 418B–04
ISSUE L

DATE 17 FEB 2015

SCALE 1:1



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. 418B–01 THRU 418B–03 OBSOLETE, NEW STANDARD 418B–04.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.340	0.380	8.64	9.65
B	0.380	0.405	9.65	10.29
C	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
F	0.310	0.350	7.87	8.89
G	0.100 BSC		2.54 BSC	
H	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
L	0.052	0.072	1.32	1.83
M	0.280	0.320	7.11	8.13
N	0.197 REF		5.00 REF	
P	0.079 REF		2.00 REF	
R	0.039 REF		0.99 REF	
S	0.575	0.625	14.60	15.88
V	0.045	0.055	1.14	1.40



VIEW W–W 1 | VIEW W–W 2 | VIEW W–W 3

STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

STYLE 3:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. CATHODE

STYLE 4:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 5:
PIN 1. CATHODE
2. ANODE
3. CATHODE
4. ANODE

STYLE 6:
PIN 1. NO CONNECT
2. CATHODE
3. ANODE
4. CATHODE

MARKING INFORMATION AND FOOTPRINT ON PAGE 2

D²PAK 3
CASE 418B−04
ISSUE L

DATE 17 FEB 2015

GENERIC
MARKING DIAGRAM*



IC **Standard** **Rectifier**

xx	= Specific Device Code
A	= Assembly Location
WL	= Wafer Lot
Y	= Year
WW	= Work Week
G	= Pb−Free Package
AKA	= Polarity Indicator

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present.

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	**98ASB42761B**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.	
DESCRIPTION:	**D²PAK 3**		**PAGE 2 OF 2**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales