

# Micropower Precision Voltage Reference

20 mA

## NCP51460

The NCP51460 is a high performance, low power precision voltage reference. This device combines very high accuracy, low power dissipation and small package size. It can supply output current up to 20 mA at a 3.3 V fixed output voltage with excellent line and load regulation characteristics making it ideal for precision regulator applications. It is designed to be stable with or without an output capacitor. The protective features include Short Circuit and Reverse Input Voltage Protection. The NCP51460 is packaged in a 3-lead surface mount SOT-23 package.

### Features

- Fixed Output Voltage 3.3 V
- $V_{OUT}$  Accuracy 1% over 0 to +100 °C
- Wide Input Voltage Range up to 28 V
- Low Quiescent Current
- Low Noise
- Reverse Input Voltage Protection
- Stable Without an Output Capacitor
- Available in 3 leads SOT-23 Package
- This is a Pb-Free Device

### Typical Applications

- Handheld Instruments
- Precision Regulators
- Data Acquisition Systems
- High Accuracy Micropower Supplies






Figure 1. Typical Application Schematics



SOT-23  
CASE 318

### MARKING DIAGRAM AND PIN ASSIGNMENT



(Top View)

- 46A = Specific Device Code
  - M = Date Code
  - = Pb-Free Package
- (Note: Microdot may be in either location)

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

# NCP51460

**Table 1. PIN FUNCTION DESCRIPTION**

Pin No.	Pin Name	Description
1	V <sub>IN</sub>	Positive Input Voltage
2	V <sub>OUT</sub>	Regulated Output Voltage
3	GND	Power Supply Ground; Device Substrate

**Table 2. ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
V <sub>IN</sub>	Input Voltage (Note 1)	30	V
V <sub>IN</sub>	Reverse Input Voltage	-15	V
t <sub>SC</sub>	Output Short Circuit Duration, T <sub>A</sub> = 25 °C V <sub>IN</sub> ≤ 27 V V <sub>IN</sub> > 27 V	∞ 50	sec
T <sub>J(max)</sub>	Maximum Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
ESD <sub>HBM</sub>	ESD Capability, Human Body Model (Note 2)	2000	V
ESD <sub>MM</sub>	ESD Capability, Machine Model (Note 2)	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)

ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

Latch up Current Maximum Rating: ±150 mA per JEDEC standard: JESD78.

**Table 3. THERMAL CHARACTERISTICS**

Symbol	Rating	Value	Unit
R <sub>θJA</sub>	Thermal Characteristics, SOT-23 package Thermal Resistance, Junction-to-Ambient (Note 3)	246	°C/W

3. Soldered on 1 oz 50 mm<sup>2</sup> FR4 copper area.

**Table 4. OPERATING RANGES**

Symbol	Rating	Min	Max	Unit
V <sub>IN</sub>	Operating Input Voltage (Note 4)	V <sub>OUT</sub> + 0.9	28	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	100	°C

4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

# NCP51460

**Table 5. ELECTRICAL CHARACTERISTICS** ( $V_{IN} = V_{OUT} + 2.5\text{ V}$ ,  $I_{OUT} = 0$ ,  $C_{IN} = 0.1\ \mu\text{F}$ ,  $C_{OUT} = 0\ \mu\text{F}$ ; For typical values  $T_A = 25\ ^\circ\text{C}$ , for min/max values  $0\ ^\circ\text{C} \leq T_A \leq 100\ ^\circ\text{C}$  unless otherwise noted.) (Note 5).

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{OUT}$	Output Voltage		3.267 (-1%)	3.3	3.333 (+1%)	V
Reg <sub>LINE</sub>	Line Regulation	$V_{IN} = V_{OUT} + 0.9\text{ V}$ to $V_{OUT} + 2.5\text{ V}$ $V_{IN} = V_{OUT} + 2.5\text{ V}$ to $V_{OUT} + 20\text{ V}$	- -	150 65	500 130	ppm/V
Reg <sub>LOAD</sub>	Load Regulation	$I_{OUT} = 0$ to $100\ \mu\text{A}$ $I_{OUT} = 0$ to $10\text{ mA}$ $I_{OUT} = 0$ to $20\text{ mA}$	- - -	1100 150 120	4000 300 300	ppm/mA
$V_{DO}$	Dropout Voltage	Measured at $V_{OUT} - 2\%$ $I_{OUT} = 0\text{ mA}$ $I_{OUT} = 10\text{ mA}$	- -	0.65 0.9	0.9 1.4	V
$I_Q$	Quiescent Current	$I_{OUT} = 0\text{ mA}$ , $T_A = 25\ ^\circ\text{C}$ $I_{OUT} = 0\text{ mA}$ , $0\ ^\circ\text{C} \leq T_A \leq 100\ ^\circ\text{C}$	- -	140	200 220	$\mu\text{A}$
$I_{SC}$	Output Short Circuit Current	$V_{OUT} = 0\text{ V}$ , $T_A = 25\ ^\circ\text{C}$	-	80	-	mA
$I_{LEAK}$	Reverse Leakage	$V_{IN} = -15\text{ V}$ , $T_A = 25\ ^\circ\text{C}$	-	0.1	10	$\mu\text{A}$
$V_N$	Output Noise Voltage (Note 6)	$f = 0.1\text{ Hz}$ to $10\text{ Hz}$ $f = 10\text{ Hz}$ to $1\text{ kHz}$	-	12 18	-	$\mu\text{V}_{PP}$ $\mu\text{V}_{RMS}$
$T_{CO}$	Output Voltage Temperature Coefficient	$0\ ^\circ\text{C} \leq T_A \leq 100\ ^\circ\text{C}$	-	18	-	ppm/ $^\circ\text{C}$

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Performance guaranteed over the indicated operating temperature range by design and/or characterization, tested at  $T_J = T_A = 25\ ^\circ\text{C}$ . Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
- The noise spectral density from 0.1 Hz to 10 Hz is measured, then the integral output noise voltage in this range is calculated. Finally the peak to peak noise is calculated as 5x integral output noise.

## TYPICAL CHARACTERISTICS




Figure 2. Output Voltage vs. Temperature




Figure 3. Output Voltage vs. Temperature

TYPICAL CHARACTERISTICS




Figure 4. Output Voltage vs. Temperature




Figure 5. Dropout Voltage




Figure 6. Quiescent Current




Figure 7. Line Regulation




Figure 8. Load Regulation Sourcing




Figure 9. Load Regulation Sinking

TYPICAL CHARACTERISTICS




Figure 10. Short Circuit Current




Figure 11. Power Supply Rejection Ratio  
 $C_{out} = 0\ \mu\text{F}$




Figure 12. Power Supply Rejection Ratio  
 $C_{out} = 0.1\ \mu\text{F}$




Figure 13. Power Supply Rejection Ratio  
 $C_{out} = 1\ \mu\text{F}$




Figure 14. Power Supply Rejection Ratio vs. Input Voltage




Figure 15. Power Supply Rejection Ratio vs. Input Voltage

TYPICAL CHARACTERISTICS




Figure 16. Output Voltage Noise 0.1 Hz - 10 Hz




Figure 17. Output Voltage Noise 10 Hz - 1 MHz




Figure 18. Output Voltage Noise 10 Hz - 1 MHz  
C<sub>OUT</sub> = 0.1 µF




Figure 19. Output Voltage Noise 10 Hz - 1 MHz  
C<sub>OUT</sub> = 1 µF




Figure 20. Output Voltage Noise 10 Hz - 1 MHz  
C<sub>OUT</sub> = 10 µF




Figure 21. Load Transient Response 0 - 10 mA

TYPICAL CHARACTERISTICS




Figure 22. Load Transient Response 0 - 20 mA




Figure 23. Load Transient Responses  
COUT = 0 - 4.7 μF




Figure 24. Turn-On




Figure 25. Turn-Off

APPLICATIONS INFORMATION

**Input Decoupling Capacitor (C<sub>IN</sub>)**

It is recommended to connect a 0.1 μF Ceramic capacitor between V<sub>IN</sub> and GND pin of the device. This capacitor will provide a low impedance path for unwanted AC signals or noise present on the input voltage. The input capacitor will also limit the influence of input trace inductances and Power Supply resistance during sudden load current changes. Higher capacitances will improve the Power Supply Rejection Ratio and line transient response.

**Output Decoupling Capacitor (C<sub>OUT</sub>)**

The NCP51460 was designed to be stable without an additional output capacitor. Without the output capacitor the V<sub>OUT</sub> settling times during Reference Turn-on or Turn-off can be as short as 20 μs (Refer to Figure 24 and 25). The Load Transient Responses without C<sub>OUT</sub> (Figure 21 and 22) show good stability of NCP51460 even for fast output current changes from 0 mA to full load. If smaller V<sub>OUT</sub> deviations during load current changes are required, it is possible to add some external capacitance as shown on Figure 26.




Figure 26. Output Capacitor Connection

The C<sub>OUT</sub> will reduce the overshoot and undershoot but will increase the settling time and can introduce some ringing of the output voltage during fast load transients. NCP51460 behavior for different values of ceramic X7R output capacitors is depicted on Figure 23.

The Output Voltage ringing and settling times can be reduced by using some additional resistance in series with the Ceramic Capacitor or by using Tantalum or Aluminum Capacitors which have higher ESR values. Figure 27 below shows the Load Transient improvement after adding an additional 2 Ω series resistor to a 1 μF Ceramics Capacitor.




Figure 27.

The device was determined to be stable with Aluminum, Ceramic and Tantalum Capacitors with capacitances ranging from 0 to 100 μF at T<sub>A</sub> = 25 °C.

**Turn-On Response**

It is possible to achieve very fast Turn-On time when fast V<sub>IN</sub> ramp is applied to NCP51460 input as shown on Figure 24. However if the Input Voltage change from 0 V to nominal Input Voltage is extremely fast, the Output Voltage settling time will increase. Figure 28 below shows this effect when the Input Voltage change is 5.8 V / 2 μs.




Figure 28.

A 0.1  $\mu\text{F}$  or larger input capacitor will help to decrease the  $\text{dv}/\text{dt}$  of the input voltage and improve stability during large load current changes.

During the Turn-On for certain conditions the output voltage can exhibit an overshoot. The amount of the overshoot strongly depends on application conditions i.e. input voltage level, slew rate, input and output capacitors, and output current. The maximum value of the overshoot isn't guaranteed for this device.

The figure below shows an example of the Turn-On overshoot.




Figure 29.

**Turn-Off Response**

The Turn-Off response time is directly proportional to the output capacitor value and inversely proportional to the load value.

The NCP51460 device does not have any dedicated internal circuitry to discharge the output capacitor when the input voltage is turned-off or disconnected. This is why when large output capacitors are used and very small output current is drawn, it can take a considerable amount of time to discharge the capacitor. If short turn-off times are required, the output capacitor value should be minimized i.e. with no output capacitor a 20  $\mu\text{s}$  turn-off time can be achieved.

**Protection Features**

The NCP51460 device is equipped with reverse input voltage protection which will help to protect the device when Input voltage polarity is reversed. In this circumstance the Input current will be minimized to typically less than 0.1  $\mu\text{A}$ .

The short circuit protection will protect the device under the condition that the  $V_{\text{OUT}}$  is suddenly shorted to ground. The short circuit protection will work properly up to an Input Voltage of 27 V at  $T_A = 25\text{ }^\circ\text{C}$ . Depending on the PCB trace width and thickness, air flow and process spread this value

can be slightly different and should be confirmed in the end application.

No external voltage source should be connected directly to the  $V_{\text{OUT}}$  pin of NCP51460 regulator. If the external source forces the output voltage to be greater than the nominal output voltage level, the current will start to flow from the Voltage Source to the  $V_{\text{OUT}}$  pin. This current will increase with the Output Voltage applied and can cause damage to the device if  $V_{\text{OUT}} > 10\text{ V Typ.}$  at  $25\text{ }^\circ\text{C}$  (Figure 30).




Figure 30.

**Output Noise**

The NCP51460 Output Voltage Noise strongly depends on the output capacitor value and load value. This is caused by the fact that the bandwidth of the Reference is inversely proportional to the capacitor value and directly proportional to the output current. The Reference bandwidth directly determines the point where the output voltage noise starts to fall. This can be observed at the Figure 31 below.




Figure 31.

## NCP51460

The peaks which are visible on the noise spectrum are reflecting the stability of the NCP51460 device. In the comparison in Figure 31 it can be noticed that 0  $\mu$ F and 10  $\mu$ F cases represents the best stability.

### Thermal Characteristics

As power dissipation in the NCP51460 increases, it may become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. The board material and the ambient temperature affect the rate of junction temperature rise for the part. The maximum power dissipation the NCP51460 can handle is given by:

$$P_{D(MAX)} = \frac{[T_{J(MAX)} - T_A]}{R_{\theta JA}} \quad (\text{eq. 1})$$

Since  $T_J$  is not recommended to exceed 100 °C ( $T_{J(MAX)}$ ), then the NCP51460 can dissipate up to 305 mW when the ambient temperature ( $T_A$ ) is 25 °C.

### ORDERING INFORMATION

Device	Marking Code	Package	Shipping <sup>†</sup>
NCP51460SN33T1G	46A	SOT-23 (Pb-Free)	3,000 / Tape & Reel

<sup>†</sup> For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

The power dissipated by the NCP51460 can be calculated from the following equations:

$$P_D \approx V_{IN}(I_Q @ I_{OUT}) + I_{OUT}(V_{IN} - V_{OUT}) \quad (\text{eq. 2})$$

or

$$V_{IN(MAX)} \approx \frac{P_{D(MAX)} + (V_{OUT} \cdot I_{OUT})}{I_{OUT} + I_Q} \quad (\text{eq. 3})$$

### PCB Layout Recommendations

$V_{IN}$  and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise and cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCP51460, and make traces as short as possible.

# NCP51460

## REVISION HISTORY


Revision	Description of Changes	Date
2	Rebranded the Data Sheet to <b>onsemi</b> format.	01/28/2026

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.





# NCP51460

SOT-23 (TO-236) 2.90x1.30x1.00 1.90P  
 CASE 318  
 ISSUE AU

DATE 14 AUG 2024




SCALE 4:1



MILLIMETERS			
DIM	MIN	NOM	MAX
A	0.89	1.00	1.11
A1	0.01	0.06	0.10
b	0.37	0.44	0.50
c	0.08	0.14	0.20
D	2.80	2.90	3.04
E	1.20	1.30	1.40
e	1.78	1.90	2.04
L	0.30	0.43	0.55
L1	0.35	0.54	0.69
HE	2.10	2.40	2.64
T	0°	---	10°

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
2. CONTROLLING DIMENSIONS: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.



RECOMMENDED  
 MOUNTING FOOTPRINT

\* For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

# NCP51460

SOT-23 (TO-236) 2.90x1.30x1.00 1.90P  
CASE 318  
ISSUE AU

DATE 14 AUG 2024

STYLE 1 THRU 5:  
CANCELLED

STYLE 6:  
PIN 1. BASE  
2. EMITTER  
3. COLLECTOR

STYLE 7:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

STYLE 8:  
PIN 1. ANODE  
2. NO CONNECTION  
3. CATHODE

STYLE 9:  
PIN 1. ANODE  
2. ANODE  
3. CATHODE

STYLE 10:  
PIN 1. DRAIN  
2. SOURCE  
3. GATE

STYLE 11:  
PIN 1. ANODE  
2. CATHODE  
3. CATHODE-ANODE

STYLE 12:  
PIN 1. CATHODE  
2. CATHODE  
3. ANODE

STYLE 13:  
PIN 1. SOURCE  
2. DRAIN  
3. GATE

STYLE 14:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

STYLE 15:  
PIN 1. GATE  
2. CATHODE  
3. ANODE

STYLE 16:  
PIN 1. ANODE  
2. CATHODE  
3. CATHODE

STYLE 17:  
PIN 1. NO CONNECTION  
2. ANODE  
3. CATHODE

STYLE 18:  
PIN 1. NO CONNECTION  
2. CATHODE  
3. ANODE

STYLE 19:  
PIN 1. CATHODE  
2. ANODE  
3. CATHODE-ANODE

STYLE 20:  
PIN 1. CATHODE  
2. ANODE  
3. GATE

STYLE 21:  
PIN 1. GATE  
2. SOURCE  
3. DRAIN

STYLE 22:  
PIN 1. RETURN  
2. OUTPUT  
3. INPUT

STYLE 23:  
PIN 1. ANODE  
2. ANODE  
3. CATHODE

STYLE 24:  
PIN 1. GATE  
2. DRAIN  
3. SOURCE

STYLE 25:  
PIN 1. ANODE  
2. CATHODE  
3. GATE

STYLE 26:  
PIN 1. CATHODE  
2. ANODE  
3. NO CONNECTION

STYLE 27:  
PIN 1. CATHODE  
2. CATHODE  
3. CATHODE

STYLE 28:  
PIN 1. ANODE  
2. ANODE  
3. ANODE



**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Email Requests to: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**onsemi** Website: [www.onsemi.com](http://www.onsemi.com)

### TECHNICAL SUPPORT

**North American Technical Support:**  
Voice Mail: 1 800-282-9855 Toll Free USA/Canada  
Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:**

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative