Buck Converter - DC-DC, High Efficiency, Adjustable Output Voltage, Low Ripple
1.7 MHz, 1 A

NCP1529

The NCP1529 step-down DC-DC converter is a monolithic integrated circuit for portable applications powered from one cell Li-ion or three cell Alkaline/NiCd/NiMH batteries. The device is able to deliver up to 1.0 A on an output voltage range externally adjustable from 0.9 V to 3.9 V or fixed at 1.2 V or 1.35 V. It uses synchronous rectification to increase efficiency and reduce external part count. The device also has a built-in 1.7 MHz (nominal) oscillator which reduces component size by allowing a small inductor and capacitors. Automatic switching PWM/PFM mode offers improved system efficiency.

Additional features include integrated soft-start, cycle-by-cycle current limiting and thermal shutdown protection.

The NCP1529 is available in a space saving, low profile 2x2x0.5 mm UDFN6 package and TSOP-5 package.

Features
• Up to 96% Efficiency
• Best In Class Ripple, including PFM mode
• Source up 1.0 A
• 1.7 MHz Switching Frequency
• Adjustable from 0.9 V to 3.9 V or Fixed at 1.2 V or 1.35 V
• Synchronous rectification for higher efficiency
• 2.7 V to 5.5 V Input Voltage Range
• Low Quiescent Current 28 μA
• Shutdown Current Consumption of 0.3 μA
• Thermal Limit Protection
• Short Circuit Protection
• All Pins are Fully ESD Protected
• These are Pb-Free Devices

Typical Applications
• Cellular Phones, Smart Phones and PDAs
• Digital Still Cameras
• MP3 Players and Portable Audio Systems
• Wireless and DSL Modems
• USB Powered Devices
• Portable Equipment

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 14 of this data sheet.

www.onsemi.com
PIN FUNCTION DESCRIPTION

<table>
<thead>
<tr>
<th>Pin</th>
<th>Pin</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>6</td>
<td>EN</td>
<td>Analog Input</td>
<td>Enable for switching regulators. This pin is active HIGH and is turned off by logic LOW on this pin.</td>
</tr>
<tr>
<td>2</td>
<td>2,4,7 (Note 1)</td>
<td>GND</td>
<td>Analog / Power Ground</td>
<td>This pin is the GND reference for the NFET power stage and the analog section of the IC. The pin must be connected to the system ground.</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>SW</td>
<td>Analog Output</td>
<td>Connection from power MOSFETs to the Inductor.</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>VIN</td>
<td>Analog / Power Input</td>
<td>Power supply input for the PFET power stage, analog and digital blocks. The pin must be decoupled to ground by a 4.7 μF ceramic capacitor.</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>FB</td>
<td>Analog Input</td>
<td>Feedback voltage from the output of the power supply. This is the input to the error amplifier.</td>
</tr>
</tbody>
</table>

1. Exposed pad for UDFN6 package, named Pin 7, must be connected to system ground.

PIN CONNECTIONS

Figure 3. Pin Connections – TSOP–5

Figure 4. Pin Connections – UDFN6

PERFORMANCES

Figure 5. Efficiency vs Output Current

$V_{IN} = 3.6 \, V, \ V_{OUT} = 3.3 \, V$
FUNCTIONAL BLOCK DIAGRAM

Figure 6. Simplified Block Diagram
MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Rating</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum Voltage All Pins</td>
<td>( V_{\text{min}} )</td>
<td>(-0.3)</td>
<td>V</td>
</tr>
<tr>
<td>Maximum Voltage All Pins (Note 2)</td>
<td>( V_{\text{max}} )</td>
<td>7.0</td>
<td>V</td>
</tr>
<tr>
<td>Maximum Voltage EN</td>
<td>( V_{\text{max}} )</td>
<td>( V_{\text{IN}} + 0.3 )</td>
<td>V</td>
</tr>
<tr>
<td>Thermal Resistance, Junction−to−Air (TSOP−5 Package)</td>
<td>( R_{\text{JUA}} )</td>
<td>300</td>
<td>°C/W</td>
</tr>
<tr>
<td>Thermal Resistance using TSOP−5 Recommended Board Layout (Note 9)</td>
<td>( R_{\text{JUA}} )</td>
<td>110</td>
<td>°C/W</td>
</tr>
<tr>
<td>Thermal Resistance, Junction−to−Air (UDFN6 Package)</td>
<td>( R_{\text{JUA}} )</td>
<td>220</td>
<td>°C/W</td>
</tr>
<tr>
<td>Thermal Resistance using UDFN6 Recommended Board Layout (Note 9)</td>
<td>( R_{\text{JUA}} )</td>
<td>40</td>
<td>°C/W</td>
</tr>
<tr>
<td>Operating Ambient Temperature Range (Notes 7 and 8)</td>
<td>( T_A )</td>
<td>(-40) to ( 85)</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>( T_{\text{stg}} )</td>
<td>(-55) to ( 150)</td>
<td>°C</td>
</tr>
<tr>
<td>Junction Operating Temperature (Notes 7 and 8)</td>
<td>( T_j )</td>
<td>(-40) to ( 150)</td>
<td>°C</td>
</tr>
<tr>
<td>Latchup Current Maximum Rating (( T_A = 85)°C) (Note 5) Other Pins</td>
<td>( L_u )</td>
<td>( \leq 100)</td>
<td>mA</td>
</tr>
<tr>
<td>ESD Withstand Voltage (Note 4)</td>
<td>( V_{\text{esd}} )</td>
<td>2.0</td>
<td>kV</td>
</tr>
<tr>
<td>Human Body Model Machine Model</td>
<td></td>
<td>200</td>
<td>V</td>
</tr>
<tr>
<td>Moisture Sensitivity Level (Note 6)</td>
<td></td>
<td>MSL 1</td>
<td>per IPC</td>
</tr>
</tbody>
</table>

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at \( T_A = 25\)°C.
3. According to JEDEC standard JESD22−A108B.
4. This device series contains ESD protection and exceeds the following tests:
   - Human Body Model (HBM) per JEDEC standard: JESD22−A114.
   - Machine Model (MM) per JEDEC standard: JESD22−A115.
5. Latchup current maximum rating per JEDEC standard: JESD78.
6. JEDEC Standard: J−STD−020A.
7. In applications with high power dissipation (low \( V_{\text{IN}} \), high \( I_{\text{OUT}} \)), special care must be paid to thermal dissipation issues. Board design considerations – thermal dissipation vias, traces or planes and PCB material – can significantly improve junction to air thermal resistance \( R_{\text{JUA}} \) (for more information, see design and layout consideration section). Environmental conditions such as ambient temperature \( T_A \) brings thermal limitation on maximum power dissipation allowed.
   The following formula gives calculation of maximum ambient temperature allowed by the application:
   \[
   T_{A \text{ MAX}} = T_{J \text{ MAX}} - (R_{\text{JUA}} \times P_d)
   \]
   Where:
   - \( T_{J \text{ MAX}} \) is the junction temperature,
   - \( P_d \) is the maximum power dissipated by the device (worst case of the application),
   - and \( R_{\text{JUA}} \) is the junction−to−ambient thermal resistance.
8. To prevent permanent thermal damages, this device include a thermal shutdown which engages at \( 180\)°C (typ).
9. Board recommended TSOP−5 and UDFN6 layouts are described on Layout Considerations section.

**Figure 7. Maximum Output Current, \( T_A = 45\)°C**

**Figure 8. Power Derating**
ELECTRICAL CHARACTERISTICS (Typical values are referenced to \( T_A = +25^\circ C \), Min and Max values are referenced \(-40^\circ C\) to \(+85^\circ C\) ambient temperature, unless otherwise noted, operating conditions \( V_{IN} = 3.6\ V \), \( V_{OUT} = 1.2\ V \), unless otherwise noted.)

<table>
<thead>
<tr>
<th>Rating</th>
<th>Conditions</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INPUT VOLTAGE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Voltage Range</td>
<td></td>
<td>( V_{IN} )</td>
<td>2.7</td>
<td>–</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>No Switching, No load</td>
<td>( I_Q )</td>
<td>–</td>
<td>28</td>
<td>39</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>Standby Current</td>
<td>EN Low</td>
<td>( I_{STB} )</td>
<td>–</td>
<td>0.3</td>
<td>1.0</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>Under Voltage Lockout</td>
<td>( V_{IN} ) Falling</td>
<td>( V_{UVLO} )</td>
<td>2.2</td>
<td>2.4</td>
<td>2.55</td>
<td>V</td>
</tr>
<tr>
<td>Under Voltage Hysteresis</td>
<td></td>
<td>( V_{UVLOH} )</td>
<td>–</td>
<td>100</td>
<td>–</td>
<td>mV</td>
</tr>
</tbody>
</table>

| **ANALOG AND DIGITAL PIN** | | | | | | |
| Positive going Input High Voltage Threshold | | \( V_{IH} \) | 1.2 | – | – | V |
| Negative going Input High Voltage Threshold | | \( V_{IL} \) | – | – | 0.4 | V |
| EN Threshold Hysteresis | | \( V_{ENH} \) | – | 100 | – | mV |
| EN High Input Current | \( EN = 3.6\ V \) | \( I_{ENH} \) | – | 1.5 | – | \( \mu A \) |

| **OUTPUT** | | | | | | |
| Feedback Voltage Level | Adjustable Version Fixed at 1.2 V Fixed at 1.35 V | \( V_{FB} \) | – | 0.6 | – | – | V |
| Output Voltage Range (Notes 10, 11) | USB or 5 V Rail Powered Applications \( V_{IN} \) from 4.3 V to 5.5 V | \( V_{OUT} \) | 0.9 | 0.9 | – | 3.3 | 3.9 | V |
| Output Voltage Accuracy | Room Temperature (Note 13) Overtemperature Range | \( \Delta V_{OUT} \) | – | – | ±1.2 | – | +3 | % |
| Maximum Output Current (Note 10) | | \( I_{OUTMAX} \) | 1 | – | – | – | A |
| Output Voltage Load Regulation Overtemperature | Load = 100 mA to 1000 mA (PWM Mode) Load = 0 mA to 100 mA (PFM Mode) | \( V_{LOADR} \) | – | –0.9 | – | 1.1 | – | % |
| Load Transient Response Rise/Fall Time 1 \( \mu s \) | 10 mA to 100 mA Load Step (PFM to PWM Mode) 200 mA to 600 mA Load Step (PWM to PWM Mode) | \( V_{LOADT} \) | – | 40 | – | 85 | – | mV |
| Output Voltage Line Regulation Load = 100 mA \( V_{IN} = 2.7\ V \) to 5.5 V | | \( V_{LINER} \) | – | 0.05 | – | – | % |
| Line Transient Response Load = 100 mA 3.6 V to 3.2 V Line Step (Fall Time = 50 \( \mu s \)) | | \( V_{LINET} \) | – | 6.0 | – | – | mVpp |
| Output Voltage Ripple | \( I_{OUT} = 0\ mA \) \( I_{OUT} = 300\ mA \) | \( V_{ripp} \) | – | 8.0 | – | 3.0 | – | mVpp |
| Switching Frequency | | \( F_{SW} \) | 1.2 | 1.7 | 2.2 | MHz |
| Duty Cycle | | \( D \) | – | – | 100 | % |
| Soft–Start Time | Time from EN to 90% of Output Voltage | \( t_{START} \) | – | 310 | 500 | \( \mu s \) |

| **POWER SWITCHES** | | | | | | |
| High–Side MOSFET On–Resistance | | \( R_{ONHS} \) | – | 400 | – | m\( \Omega \) |
| Low–Side MOSFET On–Resistance | | \( R_{ONLS} \) | – | 300 | – | m\( \Omega \) |
| High–Side MOSFET Leakage Current | | \( I_{LEAKHS} \) | – | 0.05 | – | \( \mu A \) |
| Low–Side MOSFET Leakage Current | | \( I_{LEAKLS} \) | – | 0.01 | – | \( \mu A \) |

| **PROTECTION** | | | | | | |
| DC–DC Short Circuit Protection Peak Inductor Current | | \( I_{PK} \) | – | 1.6 | – | A |
| Thermal Shutdown Threshold | | \( T_{SD} \) | – | 180 | – | °C |
| Thermal Shutdown Hysteresis | | \( T_{SDH} \) | – | 40 | – | °C |

10. Functionality guaranteed per design and characterization.
11. Whole output voltage range is available for adjustable versions only. By topology, the maximum output voltage will be equal or lower than the input voltage.
12. See chapter “USB or 5 V Rail Powered Applications”.
13. For adjustable versions only, the overall output voltage tolerance depends upon the accuracy of the external resistor (\( R_1 \) and \( R_2 \)). Specified value assumes that external resistor have 0.1% tolerance.
# TABLE OF GRAPHS

<table>
<thead>
<tr>
<th></th>
<th>Typical Characteristics for Step–down Converter</th>
<th>Figure</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\eta$</td>
<td>Efficiency vs. Output Current</td>
<td>10, 11, 12</td>
</tr>
<tr>
<td>$I_{Q, ON}$</td>
<td>Quiescent Current, PFM no load vs. Input Voltage</td>
<td>9</td>
</tr>
<tr>
<td>$I_{Q, OFF}$</td>
<td>Standby Current, EN Low vs. Input Voltage</td>
<td>8</td>
</tr>
<tr>
<td>$F_{SW}$</td>
<td>Switching Frequency vs. Ambient Temperature</td>
<td>13</td>
</tr>
<tr>
<td>$V_{LOADR}$</td>
<td>Load Regulation vs. Load Current</td>
<td>14</td>
</tr>
<tr>
<td>$V_{LOADT}$</td>
<td>Load Transient Response</td>
<td>16, 17</td>
</tr>
<tr>
<td>$V_{LINER}$</td>
<td>Line Regulation vs. Output Current</td>
<td>15</td>
</tr>
<tr>
<td>$V_{LINET}$</td>
<td>Line Transient Response</td>
<td>18, 19</td>
</tr>
<tr>
<td>$I_{START}$</td>
<td>Soft Start</td>
<td>20</td>
</tr>
<tr>
<td>$I_{PK}$</td>
<td>Short Circuit Protection</td>
<td>21</td>
</tr>
<tr>
<td>$V_{UVLO}$</td>
<td>Under Voltage Lockout Threshold vs. Ambient Temperature</td>
<td>22</td>
</tr>
<tr>
<td>$V_{IL,,V_{IH}}$</td>
<td>Enable Threshold vs. Ambient Temperature</td>
<td>23</td>
</tr>
<tr>
<td>$P,,G$</td>
<td>Phase &amp; Gain Performance</td>
<td>24</td>
</tr>
</tbody>
</table>
Figure 9. Standby Current vs. Input Voltage
(Enable = 0, Temperature = 25°C)

Figure 10. Quiescent Current vs. Input Voltage
(Open Loop, Feedback = 1, Temperature = 25°C)

Figure 11. Efficiency vs. Output Current
(VIN = 3.3 V, VOUT = 1.2 V)

Figure 12. Efficiency vs. Output Current
(Vout = 1.2 V, Temperature = 25°C)

Figure 13. Efficiency vs. Output Current
(VIN = 3.6 V, Temperature = 25°C)

Figure 14. Switching Frequency vs. Ambient Temperature (Vout = 1.2 V, Iout = 200 mA)
Figure 15. Load Regulation vs. Output Current
($V_{IN} = 5.5 \, V$, $V_{OUT} = 1.2 \, V$)

Figure 16. Line Regulation vs. Input Voltage
($V_{OUT} = 1.2 \, V$, Temperature $= 25^\circ C$)

Figure 17. 10 mA to 100 mA Load Transient in 1 $\mu$s
($V_{IN} = 3.6 \, V$, $V_{OUT} = 1.2 \, V$, Temperature $= 25^\circ C$)

Figure 18. 200 mA to 600 mA Load Transient in 1 $\mu$s
($V_{IN} = 3.6 \, V$, $V_{OUT} = 1.2 \, V$, Temperature $= 25^\circ C$)

Figure 19. 3.0 V to 3.6 V Line Transient, Rise $= 50 \, \mu$s
($V_{IN} = 1.2 \, V$, $I_{OUT} = 100 \, mA$, Temperature $= 25^\circ C$)

Figure 20. 3.6 V to 3.0 V Line Transient, Fall $= 50 \, \mu$s
($V_{IN} = 1.2 \, V$, $I_{OUT} = 100 \, mA$, Temperature $= 25^\circ C$)
Figure 21. Typical Soft–Start ($V_{IN} = 3.6$ V, $V_{OUT} = 1.2$ V, $I_{OUT} = 100$ mA, Temperature = 25°C)

Figure 22. Short–Circuit Protection ($V_{IN} = 3.6$ V, $V_{OUT} = 1.2$ V, $I_{OUT} = CC$, Temperature = 25°C)

Figure 23. Undervoltage Lockout Threshold vs. Ambient Temperature

Figure 24. Enable Threshold Voltages vs. Ambient Temperature

Figure 25. Phase and Gain Performance ($V_{IN} = 3.6$ V, $V_{OUT} = 1.2$ V, $I_{OUT} = 200$ mA, Temperature = 25°C)
Detailed Description

The NCP1529 uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal.

The output voltage is set by an external resistor divider in the range of 0.9 V to 3.9 V and can source at least 1A.

The NCP1529 works with two modes of operation; PWM/PFM depending on the current required. In PWM mode, the device can supply voltage with a tolerance of ±3% and 90% efficiency or better. Lighter load currents cause the device to automatically switch into PFM mode to reduce current consumption and extended battery life.

Additional features include soft-start, undervoltage protection, current overload protection and thermal shutdown protection. As shown on Figure 1, only six external components are required. The part uses an internal reference voltage of 0.6 V. It is recommended to keep NCP1529 in shutdown mode until the input voltage is 2.7 V or higher.

PWM Operating Mode

In this mode, the output voltage of the device is regulated by modulating the on-time pulse width of the main switch Q1 at a fixed 1.7 MHz frequency.

The switching of the PMOS Q1 is controlled by a flip-flop driven by the internal oscillator and a comparator that compares the error signal from an error amplifier with the sum of the sensed current signal and compensation ramp.

The driver switches ON and OFF the upper side transistor (Q1) while the lower side transistor is switched OFF then ON.

At the beginning of each cycle, the main switch Q1 is turned ON by the rising edge of the internal oscillator clock. The inductor current ramps up until the sum of the current sense signal and compensation ramp becomes higher than the error amplifier’s voltage. Once this has occurred, the PWM comparator resets the flip-flop, Q1 is turned OFF while the synchronous switch Q2 is turned ON. Q2 replaces the external Schottky diode to reduce the conduction loss and improve the efficiency. To avoid overall power loss, a certain amount of dead time is introduced to ensure Q1 is completely turned OFF before Q2 is being turned ON.

PFM Operating Mode

Under light load conditions, the NCP1529 enters in low current PFM mode of operation to reduce power consumption. The output regulation is implemented by pulse frequency modulation. If the output voltage drops below the threshold of PFM comparator a new cycle will be initiated by the PFM comparator to turn on the switch Q1.

Q1 remains ON during the minimum on time of the structure while Q2 is in its current source mode. The peak inductor current depends upon the drop between input and output voltage. After a short dead time delay where Q1 is switched OFF, Q2 is turned in its ON state. The negative current detector will detect when the inductor current drops below zero and sends a signal to turn Q2 to current source mode to prevent a too large deregulation of the output voltage. When the output voltage falls below the threshold of the PFM comparator, a new cycle starts immediately.
Soft-Start
The NCP1529 uses soft-start to limit the inrush current when the device is initially powered up or enabled. Soft start is implemented by gradually increasing the reference voltage until it reaches the full reference voltage. During startup, a pulsed current source charges the internal soft-start capacitor to provide gradually increasing reference voltage. When the voltage across the capacitor ramps up to the nominal reference voltage, the pulsed current source will be switched off and the reference voltage will switch to the regular reference voltage.

Cycle-by-cycle Current Limitation
From the block diagram, an I_{LIM} comparator is used to realize cycle-by-cycle current limit protection. The comparator compares the SW pin voltage with the reference voltage, which is biased by a constant current. If the inductor current reaches the limit, the I_{LIM} comparator detects the SW voltage falling below the reference voltage and releases the signal to turn off the switch Q1. The cycle-by-cycle current limit is set at 1600 mA (nom).

Low Dropout Operation
The NCP1529 offers a low input to output voltage difference. The NCP1529 can operate at 100% duty cycle. In this mode the PMOS (Q1) remains completely ON. The minimum input voltage to maintain regulation can be calculated as:

\[ V_{\text{out}} = V_{\text{OUT(max)}} + \left( I_{\text{OUT}} \times R_{\text{DS(on)}} \times R_{\text{INDUCTOR}} \right) \]  

(eq. 1)

- \( V_{\text{OUT}} \): Output Voltage (V)
- \( I_{\text{OUT}} \): Max Output Current
- \( R_{\text{DS(on)}} \): P−Channel Switch \( R_{\text{DS(on)}} \)
- \( R_{\text{INDUCTOR}} \): Inductor Resistance (DCR)

Undervoltage Lockout
The input voltage \( V_{\text{IN}} \) must reach 2.4 V (typ) before the NCP1529 enables the DC/DC converter output to begin the start up sequence (see soft−start section). The UVLO threshold hysteresis is typically 100 mV.

Shutdown Mode
Forcing this pin to a voltage below 0.4 V will shut down the IC. In shutdown mode, the internal reference, oscillator and most of the control circuits are turned off. Therefore, the typical current consumption will be 0.3 \( \mu \) A (typical value). Applying a voltage above 1.2 V to EN pin will enable the DC/DC converter for normal operation. The device will go through soft−start to normal operation.

Thermal Shutdown
Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. If the junction temperature exceeds 180°C, the device shuts down. In this mode all power transistors and control circuits are turned off. The device restarts in soft−start after the temperature drops below 140°C. This feature is provided to prevent catastrophic failures from accidental device overheating.

Short Circuit Protection
When the output is shorted to ground, the device limits the inductor current. The duty−cycle is minimum and the consumption on the input line is 550 mA (typ). When the short circuit condition is removed, the device returns to the normal mode of operation.

USB or 5 V Rail Powered Applications
For USB or 5 V rail powered applications, NCP1529 is able to supply voltages up to 3.9 V, 600 mA, operating in PWM mode only, with high efficiency (Figure 28), low output voltage ripple and good load regulation results over all current range (Figure 29).
APPLICATION INFORMATION

Output Voltage Selection

In case of adjustable versions, the output voltage is programmed through an external resistor divider connected from VOUT to FB then to GND.

For low power consumption and noise immunity, the resistor from FB to GND (R2) should be in the [100kΩ−600kΩ] range. If R2 is 200 kΩ given the VFB is 0.6 V, the current through the divider will be 3.0 μA.

The formula below gives the value of VOUT, given the desired R1 and the R1 value:

\[ V_{\text{out}} = V_{\text{FB}} \times \left(1 + \frac{\text{R1}}{\text{R2}}\right) \]  
(eq. 2)

- \( V_{\text{OUT}} \): Output Voltage (V)
- \( V_{\text{FB}} \): Feedback Voltage = 0.6 V
- \( \text{R1} \): Feedback Resistor from VOUT to FB
- \( \text{R2} \): Feedback Resistor from FB to GND

Input Capacitor Selection

In PWM operating mode, the input current is pulsating with large switching noise. Using an input bypass capacitor can reduce the peak current transients drawn from the input supply source, thereby reducing switching noise significantly. The capacitance needed for the input bypass capacitor depends on the source impedance of the input supply.

The maximum RMS current occurs at 50% duty cycle with maximum output current, which is IO, max/2.

For NCP1529, a low profile ceramic capacitor of 4.7 μF should be used for most of the cases. For effective bypass results, the input capacitor should be placed as close as possible to the VIN Pin.

Table 1. LIST OF INPUT CAPACITORS

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Part Number</th>
<th>Case Size</th>
<th>Value (μF)</th>
<th>DC Bias (V)</th>
<th>Technology</th>
</tr>
</thead>
<tbody>
<tr>
<td>MURATA</td>
<td>GRM15 series</td>
<td>0402</td>
<td>4.7</td>
<td>6.3</td>
<td>X5R</td>
</tr>
<tr>
<td>MURATA</td>
<td>GRM18 series</td>
<td>0603</td>
<td>4.7</td>
<td>10</td>
<td>X5R</td>
</tr>
<tr>
<td>TDK</td>
<td>C1608 series</td>
<td>0603</td>
<td>4.7</td>
<td>6.3</td>
<td>X5R</td>
</tr>
<tr>
<td>TDK</td>
<td>C1608 series</td>
<td>0603</td>
<td>4.7</td>
<td>10</td>
<td>X5R</td>
</tr>
</tbody>
</table>

Output L–C Filter Design Considerations

The NCP1529 operates at 1.7 MHz frequency and uses current mode architecture. The correct selection of the output filter ensures good stability and fast transient response.

Due to the nature of the buck converter, the output L–C filter must be selected to work with internal compensation. For NCP1529, the internal compensation is internally fixed and it is optimized for an output filter of L = 2.2 μH and Cout = 10 μF.

The corner frequency is given by:

\[ f = \frac{1}{2\pi \sqrt{L \times C_{\text{OUT}}}} = \frac{1}{2\pi \sqrt{2.2 \mu H \times 10 \mu F}} = 34 \text{ kHz} \]  
(eq. 3)

The device operates with inductance value of 2.2 μH. If the corner frequency is moved, it is recommended to check the loop stability depending of the accepted output ripple voltage and the required output current. Take care to check the loop stability. The phase margin is usually higher than 45°.

Table 2. L–C FILTER EXAMPLE

<table>
<thead>
<tr>
<th>Inductance (L)</th>
<th>Output Capacitor (COUT)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.2 μH</td>
<td>10 μF</td>
</tr>
<tr>
<td>4.7 μH</td>
<td>4.7 μF</td>
</tr>
</tbody>
</table>

Inductor Selection

The inductor parameters directly related to device performances are saturation current and DC resistance and inductance value. The inductor ripple current (ΔIL) decreases with higher inductance:

\[ \Delta I_L = \frac{V_{\text{OUT}}}{L \times f_{SW}} \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}ight) \]  
(eq. 4)

- \( \Delta I_L \): Peak to peak inductor ripple current
- \( L \): Inductor value
- \( f_{SW} \): Switching frequency

The saturation current of the inductor should be rated higher than the maximum load current plus half the ripple current:

\[ I_{L(\text{max})} = I_{O(\text{max})} + \frac{\Delta I_L}{2} \]  
(eq. 5)

- \( I_{L(\text{max})} \): Maximum inductor current
- \( I_{O(\text{max})} \): Maximum Output current

The inductor’s resistance will factor into the overall efficiency of the converter. For best performances, the DC resistance should be less than 0.3 Ω for good efficiency.
Table 3. LIST OF INDUCTORS

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Part Number</th>
<th>Case Size (mm)</th>
<th>Height Max (mm)</th>
<th>L (μH)</th>
<th>DCR Typ (Ω)</th>
<th>DCR Max (Ω)</th>
<th>Rated Current (mA) Inductance Drop</th>
<th>Rated Current (mA) Temperature Drop</th>
<th>Structure</th>
</tr>
</thead>
<tbody>
<tr>
<td>COILCRAFT</td>
<td>DO1605T-222</td>
<td>5.5 x 4.2</td>
<td>1.8</td>
<td>2.2</td>
<td>NA</td>
<td>0.070</td>
<td>1800 (-10%)</td>
<td>1700 (+40°C)</td>
<td>Wire Wound</td>
</tr>
<tr>
<td>COILCRAFT</td>
<td>EPL3015-222</td>
<td>3.0 x 3.0</td>
<td>1.5</td>
<td>2.2</td>
<td>0.082</td>
<td>0.094</td>
<td>1600 (-30%)</td>
<td>2000 (+40°C)</td>
<td>Wire Wound</td>
</tr>
<tr>
<td>COILCRAFT</td>
<td>EPL2014-222</td>
<td>2.0 x 2.0</td>
<td>1.4</td>
<td>2.2</td>
<td>0.120</td>
<td>0.132</td>
<td>1300 (-30%)</td>
<td>1810 (+40°C)</td>
<td>Wire Wound</td>
</tr>
<tr>
<td>MURATA</td>
<td>LQM2HPN2R2</td>
<td>2.5 x 2.0</td>
<td>1.0</td>
<td>2.2</td>
<td>0.080</td>
<td>0.100</td>
<td>NA</td>
<td>1300 (+40°C)</td>
<td>Multilayer</td>
</tr>
<tr>
<td>MURATA</td>
<td>LQH3NPN2R2</td>
<td>3.0 x 3.0</td>
<td>1.2</td>
<td>2.2</td>
<td>0.065</td>
<td>0.085</td>
<td>1150 (-30%)</td>
<td>1460 (+40°C)</td>
<td>Wire Wound</td>
</tr>
<tr>
<td>MURATA</td>
<td>LQH44PN2R2</td>
<td>4.0 x 4.0</td>
<td>1.8</td>
<td>2.2</td>
<td>0.049</td>
<td>0.059</td>
<td>2500 (-30%)</td>
<td>1800 (+40°C)</td>
<td>Wire Wound</td>
</tr>
<tr>
<td>TDK</td>
<td>MLP2520S2R2L</td>
<td>2.5 x 2.0</td>
<td>1.0</td>
<td>2.2</td>
<td>0.080</td>
<td>0.104</td>
<td>1300 (-30%)</td>
<td>NA</td>
<td>Multilayer</td>
</tr>
<tr>
<td>TDK</td>
<td>VLS252010T2R2</td>
<td>2.0 x 1.6</td>
<td>1.2</td>
<td>2.2</td>
<td>0.158</td>
<td>0.190</td>
<td>1400 (-30%)</td>
<td>1100 (+40°C)</td>
<td>Wire Wound</td>
</tr>
<tr>
<td>WURTH ELEC</td>
<td>744 029 002</td>
<td>2.8 x 2.8</td>
<td>1.35</td>
<td>2.2</td>
<td>0.088</td>
<td>0.105</td>
<td>1150 (-35%)</td>
<td>1700 (+40°C)</td>
<td>Wire Wound</td>
</tr>
</tbody>
</table>

Output Capacitor Selection
Selecting the proper output capacitor is based on the desired output ripple voltage. Ceramic capacitors with low ESR values will have the lowest output ripple voltage and are strongly recommended. The output capacitor requires either an X7R or X5R dielectric.

The output ripple voltage in PWM mode is given by:

\[
\Delta V_{\text{OUT}} = \Delta I_L \times \left( \frac{1}{4 \times f_{\text{SW}} \times C_{\text{OUT}}} + \text{ESR} \right)
\]  (eq. 6)

Table 4. LIST OF OUTPUT CAPACITORS

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Part Number</th>
<th>Case Size</th>
<th>Value (µF)</th>
<th>DC Bias (V)</th>
<th>Technology</th>
</tr>
</thead>
<tbody>
<tr>
<td>MURATA</td>
<td>GRM15 series</td>
<td>0402</td>
<td>4.7</td>
<td>6.3</td>
<td>X5R</td>
</tr>
<tr>
<td>MURATA</td>
<td>GRM18 series</td>
<td>0603</td>
<td>4.7</td>
<td>10</td>
<td>X5R</td>
</tr>
<tr>
<td>MURATA</td>
<td>GRM18 series</td>
<td>0603</td>
<td>10</td>
<td>6.3</td>
<td>X5R</td>
</tr>
<tr>
<td>TDK</td>
<td>C1608 series</td>
<td>0603</td>
<td>4.7</td>
<td>6.3</td>
<td>X5R</td>
</tr>
<tr>
<td>TDK</td>
<td>C1608 series</td>
<td>0603</td>
<td>4.7</td>
<td>10</td>
<td>X5R</td>
</tr>
<tr>
<td>TDK</td>
<td>C1608 series</td>
<td>0603</td>
<td>10</td>
<td>6.3</td>
<td>X5R</td>
</tr>
</tbody>
</table>

Feed–Forward Capacitor Selection (Adjustable Only)
The feed-forward capacitor sets the feedback loop response and acts on soft-start time. A minimum 18 pF feed-forward capacitor is needed to ensure loop stability.

Having feed-forward capacitor of 1 nF or higher can increase soft-start time and reduce inrush current. Choose a small ceramic capacitor X7R or X5R or COG dielectric.
LAYOUT CONSIDERATIONS

Electrical Layout Considerations
Implementing a high frequency DC−DC converter requires respect of some rules to get a powerful portable application. Good layout is key to prevent switching regulators to generate noise to application and to themselves.

Electrical layout guide lines are:
• Use short and large traces when large amount of current is flowing.
• Keep the same ground reference for input and output capacitors to minimize the loop formed by high current path from the battery to the ground plane.
• Isolate feedback pin from the switching pin and the current loop to protect against any external parasitic signal coupling. Add a feed−forward capacitor between VOUT and FB which adds a zero to the loop and participates to the good loop stability. A 18 pF capacitor is recommended to meet compensation requirements.

A four layer PCB with a ground plane and a power plane will help NCP1529 noise immunity and loop stability.

Thermal Layout Considerations
High power dissipation in small package leads to thermal consideration such as:
• Enlarge VIN trace and added several vias connected to power plane.
• Connect GND pin to top plane.
• Join top, bottom and each ground plane together using several free vias in order to increase radiator size.

For high ambient temperature and high power dissipation requirements, UDFN6 package using exposed pad connected to main radiator is recommended. Refer to Notes 7, 8, and 9.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Nominal Output Voltage</th>
<th>Marking</th>
<th>Package</th>
<th>Shipping†</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCP1529ASNT1G*</td>
<td>Adj</td>
<td>DXJ</td>
<td>TSOP−5</td>
<td>3000 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCP1529MUTBG*</td>
<td>Adj</td>
<td>TL</td>
<td>UDFN6</td>
<td>3000 / Tape &amp; Reel</td>
</tr>
<tr>
<td>NCP1529MU12TBG**</td>
<td>1.2 V</td>
<td>TC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NCP1529MU135TBG</td>
<td>1.35 V</td>
<td>RC</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*Not recommended for new designs.
**This device is End of Life. Please contact sales for additional information and assistance with replacement devices.

The product described herein (NCP1529), may be covered by the following U.S. patents: TBD. There may be other patents pending.
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

TSOP-5 3.00x1.50x0.95, 0.95P
CASE 483
ISSUE P

DATE 01 APR 2024

NOTES:
1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
2. ALL DIMENSION ARE IN MILLIMETERS (ANGLES IN DEGREES).
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OF GATE BURRS, MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

DETAIL "A"
SCALE 2:1

GENERIC MARKING DIAGRAM*

XXX = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
• = Pb−Free Package
(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED MOUNTING FOOTPRINT*

* FOR ADDITIONAL INFORMATION ON OUR Pb−FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

Electronic versions are uncontrolled except when accessed directly from the Document Repository.
Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

DOCUMENT NUMBER: 98ARB18753C
DESCRIPTION: TSOP-5 3.00x1.50x0.95, 0.95P

www.onsemi.com

© Semiconductor Components Industries, LLC, 2018
NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. TIE BARS MAY BE VISIBLE IN THIS VIEW AND ARE CONNECTED TO THE THERMAL PAD.

DETAIL A
ALTERNATE TERMINAL CONSTRUCTIONS

DETAIL B
ALTERNATE CONSTRUCTIONS

EXPOSED Cu  MOLD CMPD

NOTE 4

SIDE VIEW

TOP VIEW

END VIEW

BOTTOM VIEW

A1
0.10 C

A3
0.10 C

A4
0.08 C

A1
0.10 C

A3
0.10 C

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

D
2.00 BSC

D2
1.50 1.70

E
2.00 BSC

E2
0.80 1.00

E
2.00 BSC

E2
0.80 1.00

L
0.05 0.05

L
0.05 0.05

L1 --- 0.15

RIGHT VIEW

PACKAGE OUTLINE

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. TIE BARS MAY BE VISIBLE IN THIS VIEW AND ARE CONNECTED TO THE THERMAL PAD.

DETAIL A
ALTERNATE TERMINAL CONSTRUCTIONS

DETAIL B
ALTERNATE CONSTRUCTIONS

EXPOSED Cu  MOLD CMPD

NOTE 4

SIDE VIEW

TOP VIEW

END VIEW

BOTTOM VIEW

A1
0.10 C

A3
0.10 C

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

D
2.00 BSC

D2
1.50 1.70

E
2.00 BSC

E2
0.80 1.00

E
2.00 BSC

E2
0.80 1.00

L
0.05 0.05

L
0.05 0.05

L1 --- 0.15

RIGHT VIEW

PACKAGE OUTLINE

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. TIE BARS MAY BE VISIBLE IN THIS VIEW AND ARE CONNECTED TO THE THERMAL PAD.

DETAIL A
ALTERNATE TERMINAL CONSTRUCTIONS

DETAIL B
ALTERNATE CONSTRUCTIONS

EXPOSED Cu  MOLD CMPD

NOTE 4

SIDE VIEW

TOP VIEW

END VIEW

BOTTOM VIEW

A1
0.10 C

A3
0.10 C

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

D
2.00 BSC

D2
1.50 1.70

E
2.00 BSC

E2
0.80 1.00

E
2.00 BSC

E2
0.80 1.00

L
0.05 0.05

L
0.05 0.05

L1 --- 0.15

RIGHT VIEW

PACKAGE OUTLINE

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. TIE BARS MAY BE VISIBLE IN THIS VIEW AND ARE CONNECTED TO THE THERMAL PAD.

DETAIL A
ALTERNATE TERMINAL CONSTRUCTIONS

DETAIL B
ALTERNATE CONSTRUCTIONS

EXPOSED Cu  MOLD CMPD

NOTE 4

SIDE VIEW

TOP VIEW

END VIEW

BOTTOM VIEW

A1
0.10 C

A3
0.10 C

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

D
2.00 BSC

D2
1.50 1.70

E
2.00 BSC

E2
0.80 1.00

E
2.00 BSC

E2
0.80 1.00

L
0.05 0.05

L
0.05 0.05

L1 --- 0.15

RIGHT VIEW

PACKAGE OUTLINE

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. TIE BARS MAY BE VISIBLE IN THIS VIEW AND ARE CONNECTED TO THE THERMAL PAD.

DETAIL A
ALTERNATE TERMINAL CONSTRUCTIONS

DETAIL B
ALTERNATE CONSTRUCTIONS

EXPOSED Cu  MOLD CMPD

NOTE 4

SIDE VIEW

TOP VIEW

END VIEW

BOTTOM VIEW

A1
0.10 C

A3
0.10 C

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

A1
0.00 0.05

A3
0.127 REF

b
0.25 0.35

D
2.00 BSC

D2
1.50 1.70

E
2.00 BSC

E2
0.80 1.00

E
2.00 BSC

E2
0.80 1.00

L
0.05 0.05

L
0.05 0.05

L1 --- 0.15

RIGHT VIEW

PACKAGE OUTLINE

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. TIE BARS MAY BE VISIBLE IN THIS VIEW AND ARE CONNECTED TO THE THERMAL PAD.