NCP1402

200 mA, PFM Step-Up Micropower Switching Regulator

The NCP1402 series are monolithic micropower step-up DC to DC converter that are specially designed for powering portable equipment from one or two cell battery packs. These devices are designed to startup with a cell voltage of 0.8 V and operate down to less than 0.3 V. With only three external components, this series allow a simple means to implement highly efficient converters that are capable of up to 200 mA of output current at $V_{\text{in}} = 2.0 \, \text{V}$, $V_{\text{OUT}} = 3.0 \, \text{V}$.

Each device consists of an on-chip PFM (Pulse Frequency Modulation) oscillator, PFM controller, PFM comparator, soft-start, voltage reference, feedback resistors, driver, and power MOSFET switch with current limit protection. Additionally, a chip enable feature is provided to power down the converter for extended battery life.

The NCP1402 device series are available in the Thin SOT–23–5 package with five standard regulated output voltages. Additional voltages that range from 1.8 V to 5.0 V in 100 mV steps can be manufactured.

Features

- Extremely Low Startup Voltage of 0.8 V
- Operation Down to Less than 0.3 V
- High Efficiency 85% ($V_{\text{in}} = 2.0 \, \text{V}$, $V_{\text{OUT}} = 3.0 \, \text{V}$, 70 mA)
- Low Operating Current of 30 μA ($V_{\text{OUT}} = 1.9 \, \text{V}$)
- Output Voltage Accuracy ±2.5%
- Low Converter Ripple with Typical 30 mV
- Only Three External Components Are Required
- Chip Enable Power Down Capability for Extended Battery Life
- Micro Miniature Thin SOT–23–5 Packages
- These Devices are Pb–Free and are RoHS Compliant

Typical Applications

- Cellular Telephones
- Pagers
- Personal Digital Assistants (PDA)
- Electronic Games
- Portable Audio (MP3)
- Camcorders
- Digital Cameras
- Handheld Instruments

See detailed ordering and shipping information in the ordering information section on page 17 of this data sheet.
Figure 1. Typical Step–Up Converter Application

Figure 2. Representative Block Diagram

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Symbol</th>
<th>Pin Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CE</td>
<td>Chip Enable pin</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(1) The chip is enabled if a voltage which is equal to or greater than 0.9 V is applied</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(2) The chip is disabled if a voltage which is less than 0.3 V is applied</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(3) The chip will be enabled if it is left floating</td>
</tr>
<tr>
<td>2</td>
<td>OUT</td>
<td>Output voltage monitor pin, also the power supply pin of the device</td>
</tr>
<tr>
<td>3</td>
<td>NC</td>
<td>No internal connection to this pin</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>Ground pin</td>
</tr>
<tr>
<td>5</td>
<td>LX</td>
<td>External inductor connection pin to power switch drain</td>
</tr>
</tbody>
</table>
### ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Rating</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply Voltage (Pin 2)</td>
<td>$V_{OUT}$</td>
<td>6.0</td>
<td>V</td>
</tr>
<tr>
<td>Input/Output Pins</td>
<td>$V_{LX}$</td>
<td>−0.3 to 6.0</td>
<td>V mA</td>
</tr>
<tr>
<td>LX Peak Sink Current</td>
<td>$I_{LX}$</td>
<td>400</td>
<td>mA</td>
</tr>
<tr>
<td>CE (Pin 1)</td>
<td>$V_{CE}$</td>
<td>−0.3 to 6.0</td>
<td>V mA</td>
</tr>
<tr>
<td>Input Voltage Range</td>
<td>$I_{CE}$</td>
<td>−150 to 150</td>
<td>mA</td>
</tr>
<tr>
<td>Thermal Resistance, Junction-to-Air</td>
<td>$R_{JA}$</td>
<td>250</td>
<td>°C/W</td>
</tr>
<tr>
<td>Operating Ambient Temperature Range (Note 2)</td>
<td>$T_{A}$</td>
<td>−40 to +85</td>
<td>°C</td>
</tr>
<tr>
<td>Operating Junction Temperature Range</td>
<td>$T_{J}$</td>
<td>−40 to +125</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>$T_{stg}$</td>
<td>−55 to +150</td>
<td>°C</td>
</tr>
</tbody>
</table>

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

**NOTES:**

1. This device series contains ESD protection and exceeds the following tests:
   - Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22–A114.
   - Machine Model (MM) ±150 V per JEDEC standard: JESD22–A115.
2. The maximum package power dissipation limit must not be exceeded.

   \[
   P_D = \frac{T_{J(max)} - T_A}{R_{JA}}
   \]

### ELECTRICAL CHARACTERISTICS

(For all values $T_A = 25^\circ C$, unless otherwise noted.)

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>OSCILLATOR</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Switch On Time (current limit not asserted)</td>
<td>$t_{on}$</td>
<td>3.6</td>
<td>5.5</td>
<td>7.6</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>Switch Minimum Off Time</td>
<td>$t_{off}$</td>
<td>1.0</td>
<td>1.45</td>
<td>1.9</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td>$D_{MAX}$</td>
<td>70</td>
<td>78</td>
<td>85</td>
<td>%</td>
</tr>
<tr>
<td>Minimum Startup Voltage ($I_O = 0$ mA)</td>
<td>$V_{start}$</td>
<td>–</td>
<td>0.8</td>
<td>0.95</td>
<td>V</td>
</tr>
<tr>
<td>Minimum Startup Voltage Temperature Coefficient ($T_A = -40^\circ C$ to 85$^\circ C$)</td>
<td>$\Delta V_{start}$</td>
<td>–</td>
<td>–1.6</td>
<td>–</td>
<td>mV/$^\circ C$</td>
</tr>
<tr>
<td>Minimum Operation Hold Voltage ($I_O = 0$ mA)</td>
<td>$V_{hold}$</td>
<td>0.3</td>
<td>–</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>Soft–Start Time ($V_{OUT} &gt; 0.8$ V)</td>
<td>$t_{SS}$</td>
<td>0.3</td>
<td>2.0</td>
<td>–</td>
<td>ms</td>
</tr>
<tr>
<td><strong>LX (PIN 5)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Switching N–Channel FET Drain Voltage</td>
<td>$V_{LX}$</td>
<td>–</td>
<td>–</td>
<td>6.0</td>
<td>V</td>
</tr>
<tr>
<td>LX Pin On–State Sink Current ($V_{LX} = 0.4$ V)</td>
<td>$I_{LX}$</td>
<td>110</td>
<td>145</td>
<td>–</td>
<td>mA</td>
</tr>
<tr>
<td>Device Suffix:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>40T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>50T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Voltage Limit</td>
<td>$V_{LXLIM}$</td>
<td>0.45</td>
<td>0.65</td>
<td>0.9</td>
<td>V</td>
</tr>
<tr>
<td><strong>CE (PIN 1)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CE Input Voltage ($V_{OUT} = V_{SET} \times 0.96$)</td>
<td>$V_{CE(high)}$, $V_{CE(low)}$</td>
<td>0.9</td>
<td>–</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>High State, Device Enabled</td>
<td>$V_{CE(high)}$, $V_{CE(low)}$</td>
<td>–</td>
<td>0.3</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>Low State, Device Disabled</td>
<td>$V_{CE(high)}$, $V_{CE(low)}$</td>
<td>–</td>
<td>0.15</td>
<td>0.5</td>
<td>μA</td>
</tr>
<tr>
<td>CE Input Current (Note 6)</td>
<td>$I_{CE(high)}$, $I_{CE(low)}$</td>
<td>–</td>
<td>0.5</td>
<td>0.5</td>
<td>μA</td>
</tr>
<tr>
<td>High State, Device Enabled ($V_{OUT} = V_{CE} = 6.0$ V)</td>
<td>$I_{CE(high)}$, $I_{CE(low)}$</td>
<td>–</td>
<td>0.5</td>
<td>0.5</td>
<td>μA</td>
</tr>
<tr>
<td>Low State, Device Disabled ($V_{OUT} = 6.0$ V, $V_{CE} = 0$ V)</td>
<td>$I_{CE(high)}$, $I_{CE(low)}$</td>
<td>–</td>
<td>0.15</td>
<td>0.5</td>
<td>μA</td>
</tr>
<tr>
<td><strong>TOTAL DEVICE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage</td>
<td>$V_{OUT}$</td>
<td>1.853</td>
<td>1.9</td>
<td>1.948</td>
<td>V</td>
</tr>
<tr>
<td>Device Suffix:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>40T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>50T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Voltage Temperature Coefficient ($T_A = -40^\circ C$ to +85$^\circ C$)</td>
<td>$\Delta V_{OUT}$</td>
<td>–</td>
<td>150</td>
<td>–</td>
<td>ppm/$^\circ C$</td>
</tr>
<tr>
<td>Device Suffix:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>40T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>50T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Current 2 ($V_{OUT} = V_{CE} = V_{SET} +0.5$ V, Note 5)</td>
<td>$I_{DD2}$</td>
<td>–</td>
<td>13</td>
<td>15</td>
<td>μA</td>
</tr>
<tr>
<td>Operating Current 1 ($V_{OUT} = V_{CE} = V_{SET} \times 0.96$)</td>
<td>$I_{DD1}$</td>
<td>–</td>
<td>30</td>
<td>50</td>
<td>μA</td>
</tr>
</tbody>
</table>

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. $V_{SET}$ means setting of output voltage.
6. CE pin is integrated with an internal 10 MΩ pullup resistor.

www.onsemi.com
Figure 3. NCP1402SN19T1 Output Voltage vs. Output Current

Figure 4. NCP1402SN30T1 Output Voltage vs. Output Current

Figure 5. NCP1402SN50T1 Output Voltage vs. Output Current

Figure 6. NCP1402SN19T1 Efficiency vs. Output Current

Figure 7. NCP1402SN30T1 Efficiency vs. Output Current

Figure 8. NCP1402SN50T1 Efficiency vs. Output Current
NCP1402

**Figure 9.** NCP1402SN19T1 Output Voltage vs. Temperature

- VOUT = 1.9 V x 0.96
- Open-Loop Test

**Figure 10.** NCP1402SN30T1 Output Voltage vs. Temperature

- VOUT = 3.0 V x 0.96
- Open-Loop Test

**Figure 11.** NCP1402SN50T1 Output Voltage vs. Temperature

- VOUT = 5.0 V x 0.96
- Open-Loop Test

**Figure 12.** NCP1402SN19T1 Operating Current 1 vs. Temperature

- VOUT = 1.9 V x 0.96
- Open-Loop Test

**Figure 13.** NCP1402SN30T1 Operating Current 1 vs. Temperature

- VOUT = 3.0 V x 0.96
- Open-Loop Test

**Figure 14.** NCP1402SN50T1 Operating Current 1 vs. Temperature

- VOUT = 5.0 V x 0.96
- Open-Loop Test
Figure 15. NCP1402SN19T1 Switch On Time vs. Temperature

Figure 16. NCP1402SN30T1 Switch On Time vs. Temperature

Figure 17. NCP1402SN50T1 Switch On Time vs. Temperature

Figure 18. NCP1402SN19T1 Minimum Switch Off Time vs. Temperature

Figure 19. NCP1402SN30T1 Minimum Switch Off Time vs. Temperature

Figure 20. NCP1402SN50T1 Minimum Switch Off Time vs. Temperature
Figure 21. NCP1402SN19T1 Maximum Duty Cycle vs. Temperature

Figure 22. NCP1402SN30T1 Maximum Duty Cycle vs. Temperature

Figure 23. NCP1402SN50T1 Maximum Duty Cycle vs. Temperature

Figure 24. NCP1402SN19T1 LX Pin On-State Current vs. Temperature

Figure 25. NCP1402SN30T1 LX Pin On-State Current vs. Temperature

Figure 26. NCP1402SN50T1 LX Pin On-State Current vs. Temperature
Figure 27. NCP1402SN19T1 $V_{LX}$ Voltage Limit vs. Temperature

Figure 28. NCP1402SN30T1 $V_{LX}$ Voltage Limit vs. Temperature

Figure 29. NCP1402SN50T1 $V_{LX}$ Voltage Limit vs. Temperature

Figure 30. NCP1402SN19T1 Switch–on Resistance vs. Temperature

Figure 31. NCP1402SN30T1 Switch–on Resistance vs. Temperature

Figure 32. NCP1402SN50T1 Switch–on Resistance vs. Temperature

NCP1402SN19T1
Open–Loop Test

NCP1402SN30T1
Open–Loop Test

NCP1402SN50T1
Open–Loop Test

NCP1402SN19T1
$V_{OUT} = 1.9\, V \times 0.96$
$V_{LX} = 0.4\, V$
Open–Loop Test

NCP1402SN30T1
$V_{OUT} = 3.0\, V \times 0.96$
$V_{LX} = 0.4\, V$
Open–Loop Test

NCP1402SN50T1
$V_{OUT} = 5.0\, V \times 0.96$
$V_{LX} = 0.4\, V$
Open–Loop Test
Figure 33. NCP1402SN19T1 Startup/Hold Voltage vs. Temperature

Figure 34. NCP1402SN30T1 Startup/Hold Voltage vs. Temperature

Figure 35. NCP1402SN50T1 Startup/Hold Voltage vs. Temperature

Figure 36. NCP1402SN19T1 Startup/Hold Voltage vs. Output Current

Figure 37. NCP1402SN30T1 Startup/Hold Voltage vs. Output Current

Figure 38. NCP1402SN50T1 Startup/Hold Voltage vs. Output Current
Figure 39. NCP1402SN19T1 Operating Waveforms (Medium Load)

V_{OUT} = 1.9 V, V_{IN} = 1.2 V, I_O = 30 mA, L = 47 μH, C_{OUT} = 68 μF
1. V_{LX}, 1.0 V/div
2. V_{OUT}, 20 mV/div, AC coupled
3. I_L, 100 mA/div

Figure 40. NCP1402SN19T1 Operating Waveforms (Heavy Load)

V_{OUT} = 1.9 V, V_{IN} = 1.2 V, I_O = 70 mA, L = 47 μH, C_{OUT} = 68 μF
1. V_{LX}, 1.0 V/div
2. V_{OUT}, 20 mV/div, AC coupled
3. I_L, 100 mA/div

Figure 41. NCP1402SN30T1 Operating Waveforms (Medium Load)

V_{OUT} = 3.0 V, V_{IN} = 1.2 V, I_O = 30 mA, L = 47 μH, C_{OUT} = 68 μF
1. V_{LX}, 2.0 V/div
2. V_{OUT}, 20 mV/div, AC coupled
3. I_L, 100 mA/div

Figure 42. NCP1402SN30T1 Operating Waveforms (Heavy Load)

V_{OUT} = 3.0 V, V_{IN} = 1.2 V, I_O = 70 mA, L = 47 μH, C_{OUT} = 68 μF
1. V_{LX}, 2.0 V/div
2. V_{OUT}, 20 mV/div, AC coupled
3. I_L, 100 mA/div

Figure 43. NCP1402SN50T1 Operating Waveforms (Medium Load)

V_{OUT} = 5.0 V, V_{IN} = 1.5 V, I_O = 30 mA, L = 47 μH, C_{OUT} = 68 μF
1. V_{LX}, 2.0 V/div
2. V_{OUT}, 20 mV/div, AC coupled
3. I_L, 100 mA/div

Figure 44. NCP1402SN50T1 Operating Waveforms (Heavy Load)

V_{OUT} = 5.0 V, V_{IN} = 1.5 V, I_O = 60 mA, L = 47 μH, C_{OUT} = 68 μF
1. V_{LX}, 2.0 V/div
2. V_{OUT}, 20 mV/div, AC coupled
3. I_L, 100 mA/div
Vin = 1.2 V, L = 47 µH, Cout = 68 µF
1. Vout = 1.9 V (AC coupled), 100 mV/div
2. IO = 0.1 mA to 80 mA

Figure 45. NCP1402SN19T1 Load Transient Response

Vin = 1.2 V, L = 47 µH, Cout = 68 µF
1. Vout = 1.9 V (AC coupled), 100 mV/div
2. IO = 80 mA to 0.1 mA

Figure 46. NCP1402SN19T1 Load Transient Response

Vin = 1.5 V, L = 47 µH, Cout = 68 µF
1. Vout = 3.0 V (AC coupled), 100 mV/div
2. IO = 0.1 mA to 80 mA

Figure 47. NCP1402SN30T1 Load Transient Response

Vin = 1.5 V, L = 47 µH, Cout = 68 µF
1. Vout = 3.0 V (AC coupled), 100 mV/div
2. IO = 80 mA to 0.1 mA

Figure 48. NCP1402SN30T1 Load Transient Response

Vin = 2.4 V, L = 47 µH, Cout = 68 µF
1. Vout = 5.0 V (AC coupled), 100 mV/div
2. IO = 0.1 mA to 80 mA

Figure 49. NCP1402SN50T1 Load Transient Response

Vin = 2.4 V, L = 47 µH, Cout = 68 µF
1. Vout = 5.0 V (AC coupled), 100 mV/div
2. IO = 80 mA to 0.1 mA

Figure 50. NCP1402SN50T1 Load Transient Response
Figure 51. NCP1402SN19T1 Ripple Voltage vs. Output Current

Figure 52. NCP1402SN30T1 Ripple Voltage vs. Output Current

Figure 53. NCP1402SN50T1 Ripple Voltage vs. Output Current

Figure 54. NCP1402SNXXT1 Operating Current 1 vs. Output Voltage

Figure 55. NCP1402SNXXT1 Pin On-state Current vs. Output Voltage

Figure 56. NCP1402SNXXT1 Switch-On Resistance vs. Output Voltage
**DETAILED OPERATING DESCRIPTION**

**Operation**

The NCP1402 series are monolithic power switching regulators optimized for applications where power drain must be minimized. These devices operate as variable frequency, voltage mode boost regulators and are designed to operate in continuous conduction mode. Potential applications include low powered consumer products and battery powered portable products.

The NCP1402 series are low noise variable frequency voltage−mode DC−DC converters, and consist of Soft−Start circuit, feedback resistor, reference voltage, oscillator, PFM comparator, PFM control circuit, current limit circuit and power switch. Due to the on−chip feedback resistor network, the system designer can get the regulated output voltage from 1.8 V to 5 V with a small number of external components. The operating current is typically 30 mA (VOUT = 1.9 V), and can be further reduced to about 0.6 mA when the chip is disabled (VCE < 0.3 V).

The NCP1402 operation can be best understood by examining the block diagram in Figure 2. PFM comparator monitors the output voltage via the feedback resistor. When the feedback voltage is higher than the reference voltage, the power switch is turned off. As the feedback voltage is lower than reference voltage and the power switch has been off for at least a period of minimum off−time decided by PFM oscillator, the power switch is then cycled on for a period of on−time also decided by PFM oscillator, or until current limit signal is asserted. When the power switch is on, current ramps up in the inductor, storing energy in the magnetic field. When the power switch is off, the energy in the magnetic field is transferred to output filter capacitor and the load. The output filter capacitor stores the charge while the inductor current is high, then holds up the output voltage until next switching cycle.

**Soft−Start**

There is a Soft−Start circuit in NCP1402. When power is applied to the device, the Soft−Start circuit pumps up the output voltage to approximately 1.5 V at a fixed duty cycle, the level at which the converter can operate normally. What is more, the startup capability with heavy loads is also improved.

**Regulated Converter Voltage (VOUT)**

The VOUT is set by an internal feedback resistor network. This is trimmed to a selected voltage from 1.8 to 5.0 V range in 100 mV steps with an accuracy of ±2.5%.

**Current Limit**

The NCP1402 series utilizes cycle−by−cycle current limiting as a means of protecting the output switch MOSFET from overstress and preventing the small value inductor from saturation. Current limiting is implemented by monitoring the output MOSFET current build−up during conduction, and upon sensing an overcurrent conduction immediately turning off the switch for the duration of the oscillator cycle.

The voltage across the output MOSFET is monitored and compared against a reference by the VLX limiter. When the threshold is reached, a signal is sent to the PFM controller block to terminate the power switch conduction. The current limit threshold is typically set at 350 mA.

**Enable / Disable Operation**

The NCP1402 series offer IC shut−down mode by chip enable pin (CE pin) to reduce current consumption. An internal pullup resistor tied the CE pin to OUT pin by default i.e. user can float the pin CE for permanent “On”. When voltage at pin CE is equal or greater than 0.9 V, the chip will be enabled, which means the regulator is in normal operation. When voltage at pin CE is less than 0.3 V, the chip is disabled, which means IC is shutdown.

**Important:** DO NOT apply a voltage between 0.3 V and 0.9 V to pin CE as this is the CE pin’s hysteresis voltage range. Clearly defined output states can only be obtained by applying voltage out of this range.
APPLICATIONS CIRCUIT INFORMATION

Figure 59. Typical Application Circuit

Step-up Converter Design Equations
NCP1402 step-up DC–DC converter designed to operate in continuous conduction mode can be defined by:

<table>
<thead>
<tr>
<th>Calculation</th>
<th>Equation</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L )</td>
<td>( L \leq M \left( \frac{V_{in}^2}{V_{OUT} I_{Omax}} \right) )</td>
</tr>
<tr>
<td>( I_{PK} )</td>
<td>( \frac{(V_{in} - V_S)\text{ton}}{L} + I_{min} )</td>
</tr>
<tr>
<td>( I_{min} )</td>
<td>( \frac{(t_{on} + t_{toff})I_O - (V_{in} - V_S)\text{ton}}{t_{toff} - 2L} )</td>
</tr>
<tr>
<td>( t_{off} )</td>
<td>( \frac{(V_{in} - V_S)\text{ton}}{(V_{OUT} + V_F - V_{in})} )</td>
</tr>
<tr>
<td>( \Delta Q )</td>
<td>( \frac{\left( I_L - I_O \right) t_{toff}}{C_{OUT}} )</td>
</tr>
<tr>
<td>( V_{ripple} )</td>
<td>( \frac{\Delta Q}{C_{OUT}} + \left( I_L - I_O \right) ESR )</td>
</tr>
</tbody>
</table>

*NOTES:
- \( I_{PK} \) – Peak inductor current
- \( I_{min} \) – Minimum inductor current
- \( I_O \) – Desired dc output current
- \( I_{Omax} \) – Desired maximum dc output current
- \( I_L \) – Average inductor current
- \( V_{in} \) – Nominal operating dc input voltage
- \( V_{OUT} \) – Desired dc output voltage
- \( V_F \) – Diode forward voltage
- \( V_S \) – Saturation voltage of the internal FET switch
- \( \Delta Q \) – Charge stores in the \( C_{OUT} \) during charging up
- \( V_{ripple} \) – Output ripple voltage
- \( ESR \) – Equivalent series resistance of the output capacitor
- \( M \) – An empirical factor, when \( V_{OUT} \geq 3.0 \) V, \( M = 8 \times 10^{-6} \), otherwise \( M = 5.3 \times 10^{-6} \).

EXTERNAL COMPONENT SELECTION

Inductor
The NCP1402 is designed to work well with a 47 \( \mu \)H inductor in most applications. 47 \( \mu \)H is a sufficiently low value to allow the use of a small surface mount coil, but large enough to maintain low ripple. Low inductance values supply higher output current, but also increase the ripple and reduce efficiency. Note that values below 27 \( \mu \)H is not recommended due to NCP1402 switch limitations. Higher inductor values reduce ripple and improve efficiency, but also limit output current.

The inductor should have small DCR, usually less than 1 \( \Omega \) to minimize loss. It is necessary to choose an inductor with saturation current greater than the peak current which the inductor will encounter in the application.

Diode
The diode is the main source of loss in DC–DC converters. The most important parameters which affect their efficiency are the forward voltage drop, \( V_F \), and the reverse recovery time, \( t_{rr} \). The forward voltage drop creates a loss just by having a voltage across the device while a current flowing through it. The reverse recovery time generates a loss when the diode is reverse biased, and the current appears to actually flow backwards through the diode due to the minority carriers being swept from the P–N junction.

A Schottky diode with the following characteristics is recommended:
- Small forward voltage, \( V_F < 0.3 \) V
- Small reverse leakage current
- Fast reverse recovery time/switching speed
- Rated current larger than peak inductor current, \( I_{rated} > I_{PK} \)
- Reverse voltage larger than output voltage, \( V_{reverse} > V_{OUT} \)

Input Capacitor
The input capacitor can stabilize the input voltage and minimize peak current ripple from the source. The value of the capacitor depends on the impedance of the input source used. Small Equivalent Series Resistance (ESR) Tantalum or ceramic capacitor with value of 10 \( \mu \)F should be suitable.
Output Capacitor

The output capacitor is used for sustaining the output voltage when the internal MOSFET is switched on and smoothing the ripple voltage. Low ESR capacitor should be used to reduce output ripple voltage. In general, a 47 μF to 68 μF low ESR (0.15 Ω to 0.30 Ω) Tantalum capacitor should be appropriate. For applications where space is a critical factor, two parallel 22 μF low profile SMD ceramic capacitors can be used.

An evaluation board of NCP1402 has been made in the size of 23 mm x 20 mm only, as shown in Figures 60 and 61. Please contact your ON Semiconductor representative for availability. The evaluation board schematic diagram, the artwork and the silkscreen of the surface mount PCB are shown below:
Components Supplier

<table>
<thead>
<tr>
<th>Parts</th>
<th>Supplier</th>
<th>Part Number</th>
<th>Description</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductor, L1</td>
<td>Sumida Electric Co. Ltd.</td>
<td>CD54−470L</td>
<td>Inductor 47 ( \mu H ) / 0.72 A</td>
<td>(852)−2880−6688</td>
</tr>
<tr>
<td>Schottky Diode, D1</td>
<td>ON Semiconductor Corp.</td>
<td>MBR0520LT1</td>
<td>Schottky Power Rectifier</td>
<td>(852)−2689−0088</td>
</tr>
<tr>
<td>Output Capacitor, C2</td>
<td>KEMET Electronics Corp.</td>
<td>T494D686K010AS</td>
<td>Low ESR Tantalum Capacitor 68 ( \mu F ) / 10 V</td>
<td>(852)−2305−1168</td>
</tr>
<tr>
<td>Input Capacitor, C1</td>
<td>KEMET Electronics Corp.</td>
<td>T491C106K016AS</td>
<td>Low Profile Tantalum Capacitor 10 ( \mu F ) / 16 V</td>
<td>(852)−2305−1168</td>
</tr>
</tbody>
</table>

PCB Layout Hints

Grounding

One point grounding should be used for the output power return ground, the input power return ground, and the device switch ground to reduce noise as shown in Figure 62, e.g.: C2 GND, C1 GND, and U1 GND are connected at one point in the evaluation board. The input ground and output ground traces must be thick enough for current to flow through and for reducing ground bounce.

Power Signal Traces

Low resistance conducting paths should be used for the power carrying traces to reduce power loss so as to improve efficiency (short and thick traces for connecting the inductor L can also reduce stray inductance), e.g.: short and thick traces listed below are used in the evaluation board:
1. Trace from TP1 to L1
2. Trace from L1 to Lx pin of U1
3. Trace from L1 to anode pin of D1
4. Trace from cathode pin of D1 to TP2

Output Capacitor

The output capacitor should be placed close to the output terminals to obtain better smoothing effect on the output ripple.

![Figure 62. NCP1402 Evaluation Board Schematic Diagram](image_url)

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Output Voltage</th>
<th>Device Marking</th>
<th>Package</th>
<th>Shipping†</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCP1402SN19T1G</td>
<td>1.9 V</td>
<td>DAU</td>
<td>SOT23−5</td>
<td>3,000 Units/Reel</td>
</tr>
<tr>
<td>NCP1402SN27T1G</td>
<td>2.7 V</td>
<td>DAE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NCP1402SN30T1G</td>
<td>3.0 V</td>
<td>DAF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NCP1402SN33T1G</td>
<td>3.3 V</td>
<td>DAG</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NCP1402SN40T1G</td>
<td>4.0 V</td>
<td>DCR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NCP1402SN50T1G</td>
<td>5.0 V</td>
<td>DAH</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NOTE: The ordering information lists five standard output voltage device options. Additional device with output voltage ranging from 1.8 V to 5.0 V in 100 mV increments can be manufactured. Contact your ON Semiconductor representative for availability.
NOTES:
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

DIM
MIN MAX
A 3.00  BSC
B 1.50  BSC
C 0.90  1.10
D 0.25  0.50
G 0.95  BSC
H 0.01  0.10
J 0.10  0.26
K 0.20  0.60
M 0  10
S 2.50  3.00

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.