Low Cost Variable OFF Time Switched Mode Power Supply Controller

The NCP1215A is a controller for low power off-line flyback Switched Mode Power Supplies (SMPS) featuring low size, weight and cost constraints together with a good low standby power performance. The operating principle uses switching frequency reduction at light load by increasing the OFF Time. Also, when OFF Time expands, the peak current is gradually reduced down to approximately 1/4 of the maximum peak current to prevent from exciting the transformer mechanical resonances. The risk of acoustic noise is thus greatly diminished while keeping good standby pover performance.

A low power internal supply block also ensures very lov curre t consumption at startup without hampering the standup reformance.

A special primary current sensing technique minimizes the import of SMPS switching on control IC operation. The pice of eak voltage across the current sense resistor 2^{12} dissipation dissipation of the further reduced. The negative current using hind a offers advantages over a traditional approach by roiding to voltage drop incurred by traditional MOSFET set as T^{-1} is, the IC drive capability is greatly improved.

Finally, the bulk input ripple en. a na ral frequency dithering which smooths the EMI sig 2.

Features

- Variable OFF Time Cont. Mr Jd
- Very Low Cr ent Cc up in at Startup
- Natural Freq ney Ditl ing for Improved EMI Signature
- Current Mode Area Operation
- Peak Current Compression Reduces Translormer Noise
- Programmable Current Sense Resistor F. 2' Voltag.
- Undervoltage Lockout
- These are Pb-Free Devices


Typical Applications

- Auxiliary Power Supply
- Standby Power Supply
- AC-DC Adapter
- Off-line Battery Charger



ON Semiconductor®

http://onsemi.com




= Year

w

- = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.




Figure 2. Representative Block Diagram

PIN FUNCTION DESCRIPTION

TSOP-6	SO-8	Symbol	Description
4	1	FB	The FB pin provides voltage feedback loop. The current injected into the pin determines the primary switch OFF time interval. It also influences the peak value of the primary current.
3	2	СТ	Connection for an external timing programming capacitor.
1	3	CS	The CS pin senses the power switch current.
2	4	GND	Primary and internal ground.
6	5	Gate	Output drive for an external power MOSFET.
5	6	V _{CC}	Power supply voltage and Undervoltage Lockout.
7	7	NC	Unconnected pin.
8	8	NC	Unconnected pin.

MAXIMUM RATINGS

MAXIMUM RATINGS						
Rating	Symbol	Value	Unit			
Power Supply Voltage	V.c	10	V			
FB Pins Voltage Range	V-B	1.3 to 18	V			
CS and CT Pin Voltage Range	Vin	-0.3 to 10	V			
Thermal Resistance, Junction-to-Air (SOIC-E ersion)	Ι Β _{θυς}	178	°C/W			
Junction Temperature	Ť, O	150	°C			
Storage Temperature Range	D Te	-60 to +150	°C			
ESD Voltage Protection, Human Boo, Jel (H I)	FSD-HBM	2.0	kV			
ESD Voltage Protection, M line ordel	V _{ESD-MM}	200	V			

Stresses exceeding Maxim, Brigs , y damage the disvice. Maxim in Rating, are stress ratings only. Functional operation above the Recommended Operating Con. ins is implied. Extended approximation of the stress in HIS CORAL device reliability.

ORDERING INFORMATION


Device		Package	Shipping [†]
NCP1215ADR2G		SOIC-8 (Pb-Free)	2500 Units / Reel
NCP1215ASNT1G	A k	TSOP–6 (Pb–Free)	3000 Units / Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (V_{CC} = 12 V, for typical values T_J = 25°C, for min/max values T_J = 0°C to +105°C, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
VOLTAGE FEEDBACK					
Offset Voltage	V _{offset}	1.05	1.19	1.34	V
Maximum CT Pin Voltage at FB Current = 25 μA (Including V _{offset})	$V_{CT-25\mu A}$	2.4	3.1	4.3	V
Maximum CT Pin Voltage at FB Current = 50 μ A (Including V _{offset})	V _{CT-50μA}	3.6	4.6	6.2	V
CT PIN – OFF TIME CONTROL					
Source Current (CT Pin Grounded)	I _{CT}	8.0	9.8	11.5	μA
Source Current Maximum Voltage Capability	V _{CT-max}	-	6.5	-	V
Minimum CT Pin Voltage (Pin Unloaded, Discharge Switch Turned On)	V _{CT-mir}	-	-	20	mV
CURRENT SENSE					
Minimum Source Current (I _{FB} = 180 μ A, CT Pin Grounded)	3-m.	8	12.5	16	μA
Maximum Source Current (I_{FB} = 0 μ A, CT Pin Grounded)	'S-max	40	49	58	μA
Comparator Threshold Voltage		15	42	80	mV
Propagation Delay (CS Falling Edge to Gate Output)	t _{dela,}	-	215	310	ns
GATE DRIVE					
Sink Resistance (I _{sink} = 30 mA)	R _{OL}	25	40	90	Ω
Source Resistance (I _{source} = 30 mA)	R _{OH}	55	5,0	130	Ω
POWER SUPPLY			<u> </u>		
V _{CC} Startup Voltage	st .rtup	0-0	12.5	14.2	V
Undervoltage Lockout Threshold Voltage	V _{UVL} ر	.2	9.0	-	V
Hysteresis (V _{startup} – V _{UVLO})	V _h s	2.2	3.5	-	V
V _{CC} Startup Current Consumption (IUC-str+	-	2.8	6.5	μA
V _{CC} Steady State Current C su tion (C _{GATE} = 1.0 nF, f _{SW} = J kH ⁻ pen)	Ic s=2 W	0.55	0.9	1.75	mA
Hysteresis (V _{startup} – V _{UVLO}) V _{CC} Startup Current Consumption (

TYPICAL CHARACTERISTICS





APPLICATION INFORMATION


The NCP1215A implements a current mode SMPS with a variable OFF time dependant upon output power demand. It can be seen from the typical application that NCP1215A is designed to operate with a minimum number of external component. The NCP1215A incorporates the following features:

- Frequency Foldback: Since the switch-off time increases when power demand decreases, the switching frequency naturally diminishes in light load conditions. This helps to minimize switching losses and offers excellent standby power performance.
- Very Low Startup Current: The patented internal supply block is specially designed to offer a very low current consumption during startup. It allows the use of a very high value external startup resistor, greatly reducing dissipation, improving efficiency and minimizing standby power consumption.
- Natural Frequency Dithering: The quasi-fixed t_{on} mode of operation improves the EMI signature since the switching frequency varies with the natural bulk ripple voltage.
- Peak Current Compression: As the load bearses lighter, the frequency decreases and can der the audible range. To avoid exciting transfoller mechanical resonances, hence generating pustic noise, the NCP1215A includes patented technique, which reduces the peak current for a se down. As such, inexpensive transformer can be ded without having noise problems
- Negative Primary Cue Sen lg: By sensing the total current tech. is eas not modify the MOSFET dring volume (Ver) while switching. Furthermore, is programing resistor together with the pin capacitanc forms residual noise filter which blanks spurious spurces. Also fixing primary current level to a maximum value sets the maximum row r limit.
- **Programmable Primary Current Sense:** It offers a second peak current adjustment variable which improves the design flexibility.
- Secondary or Primary Regulation. The feedback loop arrangement allows simple secondary or primary side regulation without significant additional external components.


A detailed description of each internal block within the IC is given in the following text.

Feedback Loop Control

The main task of the Feedback Loop Block is to control the SMPS output voltage through the change of primary switch OFF time interval. It sets the peak voltage of the timing capacitor, which varies upon the output power demand. Figure 13 shows the simplified internal schematic:



ure 13. Feedback Lc المر – OF Time Control





The transfer characteristic (output voltage to input current) of the feedback loop control block can be seen in Figure 14. V_{DD} refers to the internal stabilized supply whereas the offset value sets the maximum switching frequency in lack of optocoupler current (e.g. an output short–circuit).

To keep the switching frequency above the audio range in light load condition the FB pin also regulates in certain range the peak primary current. The corresponding block diagram can be seen from Figure 15.




Figure 15. Feedback Loop – Current Sense Control

The resulting current sense regulation characteristic can be seen from Figure 16.




Figure 16. Current Sense Paguanon Chacteristic

When the load goes ab^{+} ne ompression circlery decreases the peak current his b the effect of stightly increasing the statement frequery but the compression ratio is selected to not have the standby power.

OFF Time Contr.

The loop signal together with the internal current source, via an external capacitor, controls the switco-off tin c. Inis is portrayed in Figure 17.




Figure 17. OFF Time Control

buring the switch-ON time, the CT capacitor is kept lisch ged by a MOSFET switch. As soon as the latch is changes to down state the volumper across CT created by the internal current source, states to ramp-up until its value reaches the threshold given by the feedback loop demand




Figure 18. CT Pin Voltage (Pout1 > Pout2 > Pout3)

The voltage that can be observed on CT pin is shown in Figure 18. The **bold** waveform shows the maximum output power when the OFF time is at its minimum. The IC allows an OFF time of several seconds.

Primary Current Sensing

The primary current sensing circuit is shown in Figure 19.




Figure 19. Primary Current Sensing

When the primary switch is ON, the transformer current flows through the sense resistor R_{cs} . The current contest a voltage, V_{cs} which is negative with respect to GND. The the comparator connected to CS pin requires the voltage, the voltage V_{shift} is developed at the resist voltage, the voltage V_{shift} is developed at the resist voltage V_{cs} . The level-shift current is the respect to 50 μ A depending on the Feedby & Loc Control block signal (see more details in the respect to control section).

∩t _

The peak primary cur is to vuanto:




Figure 20. CS Pin Voltage

Figure 20 also shows the effect of the inductor current of differing output power demand.

The primary current sensing method we described, brings the following benefits compared to the traditional approach:

- Maximum peak voltage across the current sense resistor is determined and can be optimized by the value of the shift resistor.
- CS pin is not exposed to negative voltage, which could induce a parasitic substrate current within the IC and distort the surrounding internal circuitry.
- The gate drive capability is improved because the current sense resistor is located out of the gate driver loop and does not deteriorate the turn-on and also turn-off gate drive amplitude.

Gate Driver

The Gate riv consists of a CMOS buffer designed to direct¹ arive two toosFET.

It pres an chanced source and sink capabilities to optimize in ON and OFF performance without additional external company. Since the power MOSFET turns off at high drain current, to minimize its turn-off losses the sink lapability of the gate driver is increased for a faster turn-off.

opposite, the source exploiting is horeased for a faster turn-onopposite, the source exploiting is hower to slow-down be wer MOSFE² at turn-op in order to reduce the EMI noise. Whenever, the IC samply voltage is lower than the undervoltage inreshord, the Cate Driver is low, pulling down the gate to ground, at eliminates the need for an external resistor.

Startup Circuit

An external startup resistor is connected between high voltage potential of the input bulk capacitor and V_{CC} supply capacitor. The value of the resistor can be calculated as follows:

$$\mathsf{R}_{\mathsf{startup}} = \frac{\mathsf{V}_{\mathsf{bulk}} - \mathsf{V}_{\mathsf{startup}}}{\mathsf{I}_{\mathsf{startup}}} \tag{eq. 2}$$

Where:

Vstartup	V_{CC} voltage at which IC starts operation
	(see spec.)
I _{startup}	Startup current
V _{bulk}	Input bulk capacitor's voltage

Since the V_{bulk} voltage has obviously much higher value than $V_{startup}$ the equation can be simplified in the following way:

$$\mathsf{R}_{\mathsf{startup}} = \frac{\mathsf{V}_{\mathsf{bulk}}}{\mathsf{I}_{\mathsf{startup}}} \tag{eq. 3}$$

The startup current can be calculated as follows:

$$I_{startup} = C_{Vcc} \frac{V_{startup}}{t_{startup}} + I_{CC-start}$$
 (eq. 4)

Where:

where.	
C _{Vcc}	V _{CC} capacitor value
t _{startup}	Startup time
I _{CC-start}	IC current consumption (see spec.)

If the IC current consumption is assumed constant during the startup phase, one can obtain resulting equation for startup resistor calculation:

$$\mathsf{R}_{\mathsf{startup}} = \frac{\mathsf{V}_{\mathsf{bulk}}}{\mathsf{C}_{\mathsf{Vcc}} \frac{\mathsf{V}_{\mathsf{startup}}}{\mathsf{t}_{\mathsf{startup}}} + \mathsf{ICC}_{\mathsf{start}}} \qquad (\mathsf{eq.}\ 5)$$

Switching Frequency

The switching frequency varies with the output load and input voltage. The highest frequency appears at highest input voltage and maximum output power.

Since the peak primary current is fixed, the on time portion of the switching period can be calculated:

$$t_{on} = L_p \frac{lpk}{V_{bulk}}$$
 (eq. 6)

Where:

L_p Transformer primary inductance

Ipk Peak primary current

Using equation for peak primary current estimation the switch-on time is:

$$t_{on} = L_p \frac{R_{shift}}{R_{cs} \cdot V_{bulk}} 50 \cdot 10^{-6}$$
 (eq. 7)

Minimum switch-on time occurs at maximum . ut voltage:

$$t_{on-min} = L_p \frac{R_{shift}}{R_{cs} \cdot V_{bulk-max}} 5 \quad 10^{-6} \quad (\epsilon \quad 8)$$

As it can be seen from the above quation the ...ch-on time linearly depends on the input 'mp' ap itor voltage. Since this voltage has ripple to AC in voltage and input rectifier, it allows ...atu freq by dithering to improve EMI signature the MF

The switch-off time is corminal by the charge of an external capacity connected to the CT pin. The minimum toff value can be computed by:

$$t_{off-rn.}$$
, $\frac{V_{offset}}{I_{CT}} = C_T \frac{1.2}{10^{-5}}$, eq. 9)
= 0.12 \cdot 10^6 C_T

Where:

Voffset Offset voltage (see spec.)

I_{CT} CT pin source current (see spcc.)

The maximum switching frequency than can be evaluated by:

$$f_{sw-max} = \frac{1}{t_{on-min} + t_{off-min}}$$
$$= \frac{1}{\frac{L_p \cdot R_{shift}}{V_{bulk} \cdot R_{cs}} \cdot 50 \cdot 10^{-6} + 0.12 \cdot 10^{6} \cdot C_T} (eq. 10)$$

As output power diminishes, the switching frequency decreases because the switch-off time prolongs upon feedback loop. The range of the frequency change is sufficient to keep output voltage regulation in any light load condition.

Application Design Example

An example of the typical wall adapter application is described hereafter.

As a wall adapter it should be able to operate properly with wide range of the input voltage from 90 VAC up to 265 VAC. The bulk capacitor voltage then can be calculated:

$$V_{\text{bulk-min}} = V_{\text{AC-min}}\sqrt{2} = 90 \cdot \sqrt{2} = 127 \text{ VDC}$$
(eq. 11)

$$V_{bulk-max} = V_{AC-max}\sqrt{2} = 265 \cdot \sqrt{2} = 375 \text{ VDC}$$

(eq. 12)

The requested output power is 5.2 Watts. Assuming 8^{\prime} , efficiency the input power is equal to:

$$\frac{\text{Dut}}{\text{O}} = \frac{5.2}{0.8} = 6.5 \text{ W}$$
 (eq. 13)

T⁺ verage ¹, of input current at minimum input v age

in-...vg =
$$\frac{P_{in}}{V_{bulk-min}} = \frac{6.5}{127} = 51.2 \text{ mA}$$
 (eq. 14)

The itable reflected primary winding voltage for 600 V MOSFET switch is:

Using calculated flyback witage the maximum duty cycle can be calculated:

$$max = \frac{V_{flbk}}{V_{flbk} + V_{bulk} - min}$$

$$= \frac{125}{125 + 127} = 0.496 = 0.5$$
(eq. 16)

Follo ing equation determines peak primary current:

$$I_{ppk} = \frac{2 \cdot I_{in-avg}}{\delta_{max}} = \frac{2 \cdot 51.2 \cdot 10^{-3}}{0.5} \quad (eq. 17)$$
$$= 204.7 \text{ mA}$$

The desired maximum switching frequency at minimum input voltage is 75 kHz.

The highest switching frequency occurs at the highest input voltage and its value can be estimated as follows:

$$f_{\text{max}-\text{high}} = f_{\text{max}-\text{low}} \frac{V_{\text{bulk}-\text{max}}}{V_{\text{bulk}-\text{min}}} \delta_{\text{max}} (\text{eq. 18})$$
$$= 75 \cdot 10^3 \frac{375}{127} 0.5 = 110.7 \text{ kHz}$$

This frequency is much below 150 kHz, so that the desired operating frequency can be exploited for further calculation of the primary inductance:

$$L_{p} = \frac{V_{bulk-min} \cdot \delta_{max}}{I_{ppk} \cdot f_{sw-max}}$$

$$= \frac{127 \cdot 0.5}{0.2047 \cdot 75 \cdot 10^{3}} = 4.14 \text{ mH}$$
(eq. 19)

The EF16 core for transformer was selected. It has cross-section area $A_e = 20.1 \text{ mm}^2$. The N67 magnetic allows to use maximum operating flux density B_{max} = 0.28 Tesla.

The number of turns of the primary winding is:

$$\begin{split} n_{p} &= \frac{L_{p} \cdot I_{ppk}}{B_{max} \cdot A_{e}} \\ &= \frac{4.14 \cdot 10^{-3} \cdot 0.2047}{0.28 \cdot 20.1 \cdot 10^{-6}} = 150 \text{ turns} \end{split}$$

The A_L factor of the transformer's core can be calculated:

$$A_L = \frac{L_p}{(n_p)^2} = \frac{4.14 \cdot 10^{-3} \cdot}{(150)^2} = 184 \text{ nH}$$
 (eq. 21)

For an adapter output voltage of 6.5 V, the number of turns of the secondary winding can be calculated accounting Schottky diode for output rectifier as follows:

$$n_{S} = \frac{(V_{S} + V_{fwd})(1 - \delta_{max})n_{p}}{\delta_{max} \cdot V_{bulk-min}}$$

$$= \frac{(6.5 + 0.7)(1 - 0.5)150}{0.5 \cdot 127} = 8.5 = 9 \text{ turns}$$

The number of turns for auxiliary winding be calculated similarly:

$$n_{S} = \frac{(V_{S} + V_{fwd})(1 - \delta_{max})n_{p}}{\delta_{max} \cdot V_{bulk-min}}$$

$$= \frac{(12 + 1)(1 - 0.5)150}{0.5 \cdot 127}$$

$$15.35$$

$$15 \text{ turns}$$

The peak primary curr is knowr from initia! c se a or can calculations. The current _____se ws choosing the voltage drop across the rr sei resistor. Let's use a value of 0.5 V. The value c the c cent sense resistor can then be evaluate as to. vs:

$$R_{CS} = \frac{V_C}{I_{ppk}} = \frac{0.5}{0.20} = 2.442 \ \Omega = 1.7 \ \Omega \quad (eq. 24)$$

The voltage drop across the sense resistor needs to be recalculated:

 $V_{CS} = R_{CS} \cdot I_{ppk} = 2.7 \cdot 0.2047 = 0.553 V$ (eq. 25)

Using the above results the value of the shift resistor is:

$$R_{shift} = \frac{V_{CS}}{I_{CS}} = \frac{0.553}{50 \cdot 10^{-6}} = 11.06 \text{ k}\Omega = 11 \text{ k}\Omega$$
(eq. 26)


The value of timing capacitor for the off time control has to be calculated for minimum bulk capacitor voltage since at these conditions the converter should be able to deliver specified maximum output power. The value of the timing capacitor is then given by the following equation:

$$CT = \frac{\frac{1}{f_{c}} \frac{Lp \cdot I_{ppk}}{V_{bi'} \min}}{2, 06}$$
(eq. 27)
$$\frac{\frac{1}{75 \cdot 10^{5}} \frac{4}{127}}{0.12 \cdot 10^{6}} = 55.5 \text{ pF} = 56 \text{ pF}$$

The value the startup resistor for startup time of 200 ms V_{CC} capacitor of 200 nF is following:

Rstartup =
$$\frac{\frac{7}{0} \underbrace{\text{ULR} - n \vdots}_{\text{strikup}}}{2 \underbrace{\text{Voc}}_{\text{strikup}} \underbrace{\frac{7}{10} \underbrace{\text{UC}}_{\text{strikup}} + \underbrace{\text{UC}}_{\text{s$$

lesult ct an the calculations is the application The. sche matic de ρ cted in Figure 21.





The CT voltage at no load condition is depicted in The following oscilloscope sr the ots operation of the working adar r. T^L Figure 23 ^{hannel 3} in Figure 22 shows CT pin voltage .1 ou it load. The Channel 1 is a gate driver




Figure 22. CT Voltage at Full Load Condition

Figure 23. CT Voltage at No Load Condition

Figure 24 shows CT voltage and also by Channel 2 the switch's drain voltage at light load conditions.




Figure 24. CT and Drain at Light Load

The waveform on the current sense pin at full load conditions can be observed from Channel 3 in Figure 25.





Figure 26 demonstrates the reduction of the peak primary current at light load conditions.




Hate Surce Resistor Design Guidelines

some applications, there is a new to wire a resistor between the MCSFET gave and source connections. This can preclude of eventual MCSEET destruction if, in the production stage, 'ne converter is powered whilst the gate is left use stinected. However, dealing with an extremely low sta tu) curren, implies a careful selection of the gate-source registance. With the NCP1215A, the gate-source resistor must be calculated to allow the growth of the VCC capacitor to +.9 V in order to not interfere with the power-on socienco. The following equation helps deriving Rgate-source, accounting for the minimum rectified input the startup volta, v and resistor: Vin_{min} Х $R_{\text{state-source}}/(R_{\text{gate-source}} + R_{\text{startup}}) > 4.0 \text{ V}$. If we take a Vin_{min} of 100 VDC, a startup resistor of 4.0 M Ω , then $R_{gate-source}$ equals 180 k Ω as a minimum normalized value.

PACKAGE DIMENSIONS


SOIC-8 D SUFFIX CASE 751-07 ISSUE AJ



Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSOP-6 CASE 318G-02 ISSUE U



ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative