

NCP1027

High-Voltage Switcher for Medium Power Offline SMPS Featuring Low Standby Power

The NCP1027 offers a new solution targeting output power levels from a few watts up to 15 W in a universal mains flyback application. Our proprietary high-voltage technology lets us include a power MOSFET together with a startup current source, all directly connected to the bulk capacitor. To prevent lethal runaway in low input voltage conditions, an adjustable brown-out circuitry blocks the activity until sufficient input level is reached.

Current-mode operation together with an adjustable ramp compensation offers superior performance in universal mains applications. Furthermore, an Over Power Protection pin brings the ability to precisely compensate all internal delays in high input voltage conditions and optimize the maximum output current capability.

Protection wise, a timer detects an overload or a short-circuit and stops all operations, ensuring a safe auto-recovery, low duty cycle burst operation. An integrated, auto-recovery, Overvoltage Protection permanently monitors the V_{CC} level and temporarily shuts down the driving pulses in case of an unexpected feedback loop runaway.

Finally, a great $R_{DS(on)}$ figure makes the circuit an excellent choice for standby/auxiliary offline power supplies or applications requiring higher output power levels.

Features

- Built-in 700 V MOSFET with Typical $R_{DS(on)}$ of 5.8 Ω , $T_J = 25^\circ\text{C}$
- Current-Mode Fixed Frequency Operation: 65 kHz and 100 kHz
- Fixed Peak Current of 800 mA
- Skip-Cycle Operation at Low Peak Currents
- Internal Current Source for Clean and Lossless Startup Sequence
- Auto-Recovery Output Short Circuit Protection with Timer-Based Detection
- Auto-Recovery Overvoltage Protection with Auxiliary Winding Operation
- Programmable Brown-Out Input for Low Input Voltage Detection
- Programmable Over Power Protection
- Input to Permanently Latchoff the Part
- Internal Frequency Jittering for Improved EMI Signature
- Extended Duty Cycle Operation to 80% Typical
- No-Load Input Standby Power of 85 mW @ 265 Vac
- 500 mW Loaded, Input Power of 715 mW @ 230 Vac
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Medium Power AC-DC Adapters for Chargers
- Auxiliary/Standby Power Supplies for ATX and TVS Power Supplies


Reference	230 VAC	90-265 VAC
NCP1027 - 5.8 Ω	25 W*	15 W*

*Typical values, open-frame, 65 kHz version, $R_{\theta JA} < 75^\circ\text{C/W}$, $T_A = 50^\circ\text{C}$.




ON Semiconductor®

www.onsemi.com




8-LEAD PDIP
P SUFFIX
CASE 626A

MARKING DIAGRAM



xxx = 65 or 100
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package

PIN CONNECTIONS




ORDERING INFORMATION

Device	Package	Shipping*
NCP1027P065G	PDIP-8 (Pb-Free)	50 Units / Rail
NCP1027P100G	PDIP-8 (Pb-Free)	50 Units / Rail

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NCP1027



*Optional component

Figure 1. Typical Application

PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Function	Description
1	V_{CC}	Powers the Internal Circuitry	This pin is connected to an external capacitor of typically 22 μ F. The V_{CC} includes an active shunt which serves as an auto-recovery overvoltage protection.
2	Ramp Comp.	Ramp Compensation in CCM	To extend the duty cycle operation in Continuous Conduction Mode (CCM), pin 3 offers the ability to inject ramp compensation in the controller. If unused, short this pin to V_{CC} .
3	Brown-Out	Brown-Out and Latchoff Input	By monitoring the bulk level via a resistive network, the circuit protects itself from low mains conditions. If an external event brings this pin above 4.0 V, the part fully latches off.
4	FB	Feedback Signal Input	By connecting an optocoupler to this pin, the peak current setpoint is adjusted accordingly to the output power demand.
5	Drain	Drain Connection	The internal drain power switch circuit connection.
-	-	-	This unconnected pin ensures adequate creepage distance.
7	OPP	Over Power Protection	Driving this pin reduces the power supply capability in high line conditions. If no Over Power Protection is needed, short this pin to ground.
8	GND	The IC Ground	-

NCP1027




Figure 2. Internal Block Diagram

NCP1027

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage on all Pins, Except Pin 5 (Drain)	V_{CC}	-0.3 to 10	V
Drain Voltage	BV_{dss}	-0.3 to 700	V
Drain Current Peak During Transformer Saturation	$ID_{S(pk)}$	1.8	A
Maximum Current into Pin 1 when Activating the 8.7 V Active Clamp	$I_{-V_{CC}}$	15	mA
Thermal Resistance, Junction-to-Air – PDIP7	$R_{\theta JA}$	100	°C/W
Thermal Resistance, Junction-to-Air – PDIP7 with 1.0 cm ² of 35 μ Copper Area	$R_{\theta JA}$	75	°C/W
Maximum Junction Temperature	T_{JMAX}	150	°C
Storage Temperature Range	–	-60 to +150	°C
ESD Capability, Human Body Model (HBM) (All Pins Except HV)	–	2.0	kV
ESD Capability, Machine Model (MM)	–	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- This device series contains ESD protection and exceeds the following tests:
Human Body Model 2000 V per JEDEC JESD22-A114-F.
Machine Model Method 200 V per JEDEC JESD22-A115-A.
- This device contains latchup protection and exceeds 100 mA per JEDEC Standard JESD78.

ELECTRICAL CHARACTERISTICS (For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = 0^\circ\text{C}$ to $+125^\circ\text{C}$, Max $T_J = 150^\circ\text{C}$, $V_{CC} = 8.0\text{ V}$, unless otherwise noted.)

Characteristic	Pin	Symbol	Min	Typ	Max	Unit
----------------	-----	--------	-----	-----	-----	------

SUPPLY SECTION AND V_{CC} MANAGEMENT

V_{CC} Increasing Level at which the Switcher Starts to Operate	1	$V_{CC_{ON}}$	7.9	8.5	8.9	V
V_{CC} Decreasing Level at which the Switcher Stops Operation	1	$V_{CC_{(min)}}$	6.7	7.2	7.9	V
Hysteresis between $V_{CC_{ON}}$ and $V_{CC_{(min)}}$	–	$V_{CC_{hyste}}$	–	1.2	–	V
Offset Voltage above $V_{CC_{ON}}$ at which the Internal Clamp Activates	1	$V_{CC_{clamp}}$	140	200	300	mV
V_{CC} Voltage at which the Internal Latch is Reset	1	$V_{CC_{reset}}$	–	4.0	–	V
Internal IC Consumption, MOSFET Switching at 65 kHz or 100 kHz	1	$ICC1$	–	1.4	1.9	mA

POWER SWITCH CIRCUIT

Power Switch Circuit On-State Resistance NCP1027 ($I_d = 100\text{ mA}$) $T_J = 25^\circ\text{C}$ $T_J = 125^\circ\text{C}$	5	$R_{DS(on)}$	– –	5.8 9.8	7.0 11	Ω
Power Switch Circuit and Startup Breakdown Voltage ($I_{D(off)} = 120\ \mu\text{A}$, $T_J = 25^\circ\text{C}$)	5	BV_{dss}	700	–	–	V
Power Switch and Startup Breakdown Voltage Off-State Leakage Current $T_J = 25^\circ\text{C}$ ($V_{ds} = 700\text{ V}$) $T_J = 125^\circ\text{C}$ ($V_{ds} = 700\text{ V}$)	5 5	$I_{dss(OFF)}$	– –	50 30	– –	μA
Switching Characteristics ($R_L = 50\ \Omega$, V_{ds} Set for $I_{drain} = 0.7 \times I_{lim}$) Turn-on Time (90%–10%) Turn-off Time (10%–90%)	5 5	t_{on} t_{off}	– –	35 35	– –	ns ns

INTERNAL STARTUP CURRENT SOURCE

High-Voltage Current Source, $V_{CC} = V_{CC_{ON}} - 200\text{ mV}$	1	IC1	3.5	6.0	8.0	mA
High-Voltage Current Source, $V_{CC} = 0$	1	IC2	350	650	900	μA
V_{CC} Transition Level for IC1 to IC2 Toggling Point	1	$V_{CC_{Th}}$	–	1.3	–	V

NCP1027

ELECTRICAL CHARACTERISTICS (continued) (For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = 0^\circ\text{C}$ to $+125^\circ\text{C}$,
Max $T_J = 150^\circ\text{C}$, $V_{CC} = 8.0\text{ V}$, unless otherwise noted.)

Characteristic	Pin	Symbol	Min	Typ	Max	Unit
CURRENT COMPARATOR						
Maximum Internal Current Setpoint, Pin 4 Open, $T_J = 25^\circ\text{C}$, $F_{SW} = 65\text{ kHz}$ (Note 3)	–	Ipeak_27_CS_ 65 k	720	800	880	mA
Final Switch Current with a Primary Slope of $200\text{ mA}/\mu\text{s}$, $F_{SW} = 65\text{ kHz}$ (Note 4)	–	Ipeak_27_SW_ 65 k	–	820	–	mA
Maximum Internal Current Setpoint, Pin 4 Open, $T_J = 25^\circ\text{C}$, $F_{SW} = 100\text{ kHz}$ (Note 3)	–	Ipeak_27_CS_ 100 k	720	800	880	mA
Final Switch Current with a Primary Slope of $200\text{ mA}/\mu\text{s}$, $F_{SW} = 100\text{ kHz}$ (Note 4)	–	Ipeak_27_SW_ 100 k	–	820	–	mA
Setpoint Decrease for a Pin 7 Injected Current of $40\ \mu\text{A}$, $T_J = 25^\circ\text{C}$	7	IOPP	–	23	–	%
Voltage Level in Pin 7 at which OPP Starts to Operate	7	IOPPtripV	–	1.5	–	V
Soft–Start Duration	–	T _{SS}	–	1.0	–	ms
Propagation Delay from Current Detection to Drain OFF State	–	T _{prop}	–	100	–	ns
Leading Edge Blanking Duration	–	T _{LEB}	–	200	–	ns
INTERNAL OSCILLATOR						
Oscillation Frequency (Note 5) 65 kHz Version, $T_J = 25^\circ\text{C}$	–	f _{osc}	58.5	65	71.5	kHz
Oscillation Frequency (Note 5) 100 kHz Version, $T_J = 25^\circ\text{C}$	–	f _{osc}	90	100	110	kHz
Frequency Jittering in Percentage of f _{osc}	–	f _{jitter}	–	±6.0	–	%
Jittering Swing Frequency	–	f _{swing}	–	300	–	Hz
Maximum Duty Cycle	–	D _{max}	74	80	87	%
FEEDBACK SECTION						
Internal Pullup Resistor	4	R _{upp}	–	16	–	k Ω
Ramp Compensation Level on Pin 1 – R _{ramp} = 100 k Ω	2	R _{level}	–	2.75	–	V
SKIP CYCLE GENERATION						
Internal Skip Mode Level, in Percentage of Maximum Peak Current	–	I _{skip}	–	25	–	%
PROTECTIONS						
Brown–Out Level	3	V _{BO}	510	570	620	mV
Brown–Out Hysteresis Current, $T_J = 25^\circ\text{C}$ (Note 3)	3	I _{BOhyste}	10	11.5	13	μA
Brown–Out Hysteresis Current, $T_J = 0^\circ\text{C}$ to 125°C	3	I _{BOhyste}	–	10	–	μA
Fault Validation further to Error Flag Assertion	–	TimerON	40	55	–	ms
OFF Phase in Fault Mode	–	TimerOFF	–	440	–	ms
Latching Voltage on Brown–Out Pin	3	V _{latch}	3.15	3.5	3.85	V
Latch Input Integrating Filter Time Constant	3	T _{delBOL}	–	20	–	μs
OVP Integrating Filter Time Constant	–	T _{delOVP}	–	50	–	μs
V_{CC} Current at which the Switcher Stops Pulsing	1	I _{OVP}	6.0	8.5	11	mA
TEMPERATURE MANAGEMENT						
Temperature Shutdown	–	T _{SD}	160	–	–	$^\circ\text{C}$
Hysteresis in Shutdown	–	–	–	40	–	$^\circ\text{C}$

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. See characterization curves for full temperature span evolution.

4. The final switch current is: $I_{\text{peak_2X_CS}} + T_{\text{prop}} \times V_{\text{in}} / L_p$, with V_{in} the input voltage and L_p the primary inductor in a flyback.

5. Oscillator frequency is measured with disabled jittering.

NCP1027

TYPICAL CHARACTERISTICS




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

NCP1027

TYPICAL CHARACTERISTICS




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.

NCP1027

TYPICAL CHARACTERISTICS




Figure 15.



Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.

NCP1027

TYPICAL CHARACTERISTICS



Figure 21.



Figure 22.



Figure 23. Ipeak Reduction = F(Iopp, @ temperature)

APPLICATION INFORMATION

Introduction

The NCP1027 offers a complete current-mode control solution and enhances the NCP101X series. The component integrates everything needed to build a rugged and low-cost Switch-Mode Power Supply (SMPS) featuring low standby power.

- **Current-Mode Operation:** The controller uses a current-mode control architecture, which, together with an adjustable ramp compensation circuitry, ensures efficient and stable continuous or discontinuous conduction designs.
- **700 V-5.8 Ω Power Switch Circuit:** Due to ON Semiconductor Very High Voltage Integrated Circuit technology, the circuit hosts a high-voltage power switch circuit featuring a 5.8 Ω $R_{DS(on)} - T_J = 25^\circ\text{C}$. This value lets the designer build a 15 W power supply operated on universal mains as long as sufficient copper area exists to lower the junction-to-ambient thermal resistance. An internal current source delivers the startup current, necessary to crank the power supply.
- **Short-Circuit Protection:** By permanently monitoring the feedback line activity, the circuit is able to detect the presence of a short-circuit, immediately reducing the output power for a total system protection. A 55 ms timer is started as soon as the feedback pin asks for the maximum peak current. At the end of this timer, if the fault is still present, then the device enters a safe, auto-recovery burst mode, affected by a fixed 440 ms recurrence. Once the short has disappeared, the controller resumes and goes back to normal operation. The timer duration is fully independent from the V_{CC} capacitor value.
- **Over Power Protection:** A possibility exists to reduce the maximum output power capability in high line conditions. A simple two resistor network wired to the bulk capacitor will program the maximum current reduction for a given input voltage (down to 20% of the maximum peak current).
- **Fail-Safe Optocoupler/Overvoltage Protection:** As the auxiliary winding is connected to the V_{CC} pin, an internal active clamp connected between V_{CC} and ground limits the supply dynamics to 8.7 V. In case the current injected in this clamp exceeds a level of 6.0 mA (minimum), the controller immediately stops switching and waits a full timer period before attempting to restart. If the default is gone, the controller resumes operation. If the default is still there, e.g. a broken optocoupler, the controller protects the load through a safe burst mode.
- **Brown-Out Input:** A fraction of the input voltage appears on pin 3, due to a resistive divider. If the mains drops below a level adjusted by this resistive divider, the circuit does not switch. As soon as the mains goes back within its normal range, the device resumes operation and operates normally. By adjusting the bridge resistors, it becomes possible to set the brown-out levels (on and off) independently.
- **Latchoff:** Pin 3 also welcomes a comparator who offers a way to fully latch the controller. If an external event (e.g. an overtemperature) brings the brown-out pin above 3.5 V, the circuit stays permanently off until the user cycles its V_{CC} down, for instance by unplugging the converter from the mains outlet.
- **Frequency Jittering:** The internal clock receives a low frequency modulation which helps smoothing the power supply EMI signature.
- **Soft-Start:** A 1.0 ms soft-start ensures a smooth startup sequence, reducing output overshoots.
- **Skip Cycle:** If SMPS naturally exhibit a good efficiency at nominal load, they begin to be less efficient when the output power demand diminishes. By skipping unneeded switching cycles, the NCP1027 drastically reduces the power wasted during light load conditions. Experiments carried over the 5.0 V/2.0 A demonstration board reveal a standby power at no-load and 265 Vac of 85 mW and an efficiency for 500 mW output power of 64% at 230 Vac.



Figure 25. A typical startup sequence showing the V_{CC} capacitor voltage evolution versus time.

Suppose our power supply takes 10 ms (t_{startup}) to bring the output voltage to its target value. We know that the switcher consumption is around 2.0 mA (I_{CC1}). Therefore, we can calculate the amount of capacitance we need, to hold V_{CC} above 7.5 V at least for 10 ms while delivering 2.0 mA:

$$C \geq \frac{I_{\text{CC1}} t_{\text{startup}}}{\Delta V_{\text{CC}}} \text{ or, by replacing with the above values,}$$

$$C \geq \frac{2\text{m} \cdot 10\text{m}}{1} \geq 20 \mu\text{F} \text{ then select a } 33 \mu\text{F} \text{ for the } V_{\text{CC}} \text{ capacitor.}$$

Fault Condition – Short-Circuit on V_{CC}

In some fault situations, a short-circuit can purposely occur between V_{CC} and GND. In high line conditions ($V_{\text{HV}} = 370 \text{ V}_{\text{DC}}$) the current delivered by the startup device will seriously increase the junction temperature. For instance, since IC1 equals 3.0 mA (the min corresponds to the highest T_J), the device would dissipate $370 \times 3 \text{ m} = 1.1 \text{ W}$. To avoid this situation, the controller includes a novel circuitry made of two startup levels, IC1 and IC2. At powerup, as long as V_{CC} is below a 1.3 V level, the source delivers IC1 (around 650 μA typical), then, when V_{CC} reaches 1.3 V, the source smoothly transitions to IC2 and delivers its nominal value. As a result, in case of short-circuit between V_{CC} and GND, the power dissipation will drop to $370 \times 650 \mu = 240 \text{ mW}$. Figure 26 portrays this particular behavior.



Figure 26. The startup source now features a dual-level startup current.

The first startup period is calculated by the formula $C \times V = I \times t$, which implies $33 \mu \times 1.3/650 \mu = 66 \text{ ms}$ startup time for the first sequence (t_1). The second sequence (t_2) is obtained by toggling the source to 4.0 mA with a delta V of $V_{\text{CCON}} - V_{\text{CCth}} = 8.5 - 1.5 = 7.0 \text{ V}$, which finally leads to a second startup time of $7 \times 33 \mu/6.0 \text{ m} = 39 \text{ ms}$. The total startup time becomes $66 \text{ m} + 39 \text{ m} = 105 \text{ ms}$ as a typical value. Please note that this calculation is approximated by the presence of the knee in the vicinity of the transition.

Fault Condition – Output Short-Circuit

As soon as V_{CC} reaches $V_{CC_{ON}}$, drive pulses are internally enabled. If everything is correct, the auxiliary winding increases the voltage on the V_{CC} pin as the output voltage rises. During the start-sequence, the controller smoothly ramps up the peak current to I_{max} setting, e.g. I_{peak_HI} , which is reached after a typical period of 1.0 ms. As soon as the peak current setpoint reaches its maximum (during the startup period but also anytime an overload occurs), an internal error flag is asserted, I_{pflag} , indicating

that the system has reached its maximum current limit set point ($I_p = I_{p\ max}$). The assertion of this flag triggers a 55 ms counter. If at counter completion I_{pflag} remains asserted, all driving pulses are stopped and the part stays off during eight periods of 55 ms (440 ms). A new attempt to restart occurs and will last 55 ms providing the fault is still present. If the fault still affects the output, a safe burst mode is entered, affected by a low duty-cycle operation (11%). When the fault disappears, the power supply quickly resumes operation. Figure 27 depicts this particular mode.



Figure 27. In case of short-circuit or overload, the NCP1027 protects itself and the power supply via a low frequency burst mode. The V_{CC} is maintained by the current source and self-supplies the controller.

NCP1027

In Figure 27, one can see that the V_{CC} is still alive, testifying for a badly coupled power secondary and primary auxiliary windings. Some situations exist where an output short-circuit make the auxiliary winding collapse

before the timer completion. In this particular case, the Undervoltage Lock Out (UVLO) circuitry has the priority and safely cuts off all driving pulses. Figure 28 describes this variation.



Figure 28. The auxiliary winding collapses in presence of a short-circuit. Pulses are immediately stopped as V_{CC} crosses the minimum operating voltage, $V_{CC(\text{min})}$.

Fault Condition – Output Too Low

This particular mode of operation occurs when the feedback is ensured by a two-loop control imposing either constant output voltage (CV) or constant output current (CC), for instance in a battery charger. In CC mode, the output voltage falls down below the original target but the feedback loop is kept closed by the CC controller. For that

reason, the controller becomes un-able to detect a real output short-circuit since I_{pflag} will never be asserted. Due to a good winding coupling, the primary side auxiliary collapsing will ensure a proper fault detection via the UVLO internal circuit. Figure 29 depicts this operating way.



Figure 29. In this particular case, the output goes low but the timer is not started since the FB pin is still held by the optocoupler. Due to the UVLO circuit, the controller safely stops operation at $V_{CC} = V_{CC_{(min)}}$.

Fault Condition – Low Input Voltage

The NCP1027 includes a brown-out circuitry able to protect the power supply in case of low input voltage conditions. Figure 30 shows how internally the NCP1027 monitors the voltage image of the bulk capacitor. Below a given level, the controller blocks the driving pulses, above it, it authorizes them. The internal circuitry, depicted by

Figure 30a, offers a way to observe the high-voltage (HV) rail. A resistive divider made of R_{upper} and R_{lower} , brings a portion of the HV rail on pin 3. Below the turn-on level, the 10 μ A current source IBO is off. Therefore, the turn-on level solely depends on the division ratio brought by the resistive divider.




Figure 30a. The internal brown-out configuration with an offset current source.



Figure 30b. Simulation results for 100/70 ON/OFF levels.

Figure 30.

To the contrary, when the internal BO signal is high, the IBO source is activated and creates an hysteresis. As a result, it becomes possible to select the turn-on and turn-off levels via a few lines of algebra.

IBO is Off

$$V(+)=V_{bulk1}\times\frac{R_{lower}}{R_{lower}+R_{upper}} \tag{eq. 1}$$

IBO is On

$$V(+)=V_{bulk2}\times\frac{R_{lower}}{R_{lower}+R_{upper}}+IBO\times\left(\frac{R_{lower}\times R_{upper}}{R_{lower}+R_{upper}}\right) \tag{eq. 2}$$

We can now extract R_{lower} from Equation 1 and plug it into Equation 2, then solve for R_{upper} :

$$R_{upper}=R_{lower}\times\frac{V_{bulk1}-VBO}{VBO}$$

$$R_{lower}=VBO\times\frac{V_{bulk1}-V_{bulk2}}{IBO\times(V_{bulk1}-VBO)}$$

If we decide to turn-on our converter for V_{bulk1} equals 100 V and turn it off for V_{bulk2} equals 70 V, then we obtain:

$$R_{upper}=3.0\text{ M}\Omega$$

$$R_{lower}=18\text{ k}\Omega$$

The bridge power dissipation is $330^2/3.018 \text{ Meg} = 36 \text{ mW}$ in nominal high-line operation. Figure 30b simulation result confirms our calculations.

Figure 31 describes signal variations during a brown-out condition. Please note that output pulses only reappear

when V_{CC} reaches $V_{CC(ON)}$, ensuring a clean startup sequence. As in fault mode conditions, the startup source is activated on and off and self-supplies the controller in a Dynamic Self-Supply (DSS) mode.



Figure 31. Signal Evolution During a Brown-Out Condition

Depending on input surge tests, it might be necessary to wire a filtering capacitor between BO and GND (close to the circuit) to avoid adversely triggering the internal latch (unless this is a wanted feature) when the pulse train appears.

Latchoff Protection

There are some situations where the converter shall be fully turned-off and stay latched. This can happen in the presence of a secondary overvoltage (the feedback loop is

drifting) or when an overtemperature is detected. Secondary monitoring is usually implemented when the coupling between auxiliary and power windings does not lead to a precise primary detection, hence the auto-recovery OVP on pin 1 would not satisfy the precision requirements. Due to the addition of a comparator on the BO pin, a simple external circuit can lift up this pin above VLATCH and permanently disable pulses. The V_{CC} needs to be cycled down below 3.5 V typically to reset the controller.

NCP1027




Figure 32. Adding a comparator on the BO pin offers a way to latch-off the controller.

In Figure 32, Q1 is blocked and does not bother the BO measurement as long as the NTC and the optocoupler are not activated. As soon as the secondary optocoupler senses an OVP condition, or the NTC reacts to a high ambient

temperature, Q1 base is brought to ground and the BO pin goes up, permanently latching off the controller. Figure 33 depicts the converter behavior in case of total latch-off.




Figure 33. If the BO pin is lifted up to VLATCH, the controller permanently latches off.

Plugging the values in Equation 3 gives the limits within which R_{limit} shall be selected:

$$\frac{20-8.7}{6\text{ m}} \leq R_{limit} \leq \frac{12-8}{1\text{ m}}, \text{ that is to say: } 1.8\text{ k}\Omega < R_{limit} < 4\text{ k}\Omega.$$

If we design a 65 kHz power supply delivering 12 V, then the ratio between auxiliary and power must be: $12/20 = 0.6$. The OVP latch will activate when the clamp current exceeds 6.0 mA. This will occur when $V_{auxiliary}$ grows up to:

1. $8.7 + 1.8\text{ k} \times (6\text{ m} + 1.8\text{ m}) \approx 23\text{ V}$ for the first boundary ($R_{limit} = 1.8\text{ k}\Omega$).
2. $8.7 + 4\text{ k} \times (6\text{ m} + 1.8\text{ m}) \approx 40\text{ V}$ for the second boundary ($R_{limit} = 4.0\text{ k}\Omega$).

Due to a 0.6 ratio between the auxiliary V_{CC} and the power winding, the auxiliary OVP will be seen as a lower overshoot on the real output:

1. $23 \times 0.6 \approx 13.8\text{ V}$
2. $40 \times 0.6 \approx 24\text{ V}$

As one can see, tweaking the R_{limit} value will allow the selection of a given overvoltage output level. Theoretically predicting the auxiliary drop from nominal to standby is an almost impossible exercise since many parameters are involved, including the converter time constants. Fine tuning of R_{limit} thus requires a few iterations and

experiments on a breadboard to check the auxiliary voltage variations but also the output voltage excursion in fault. Once properly adjusted, the fail-safe protection will preclude any lethal voltage runaways in case a problem would occur in the feedback loop.




Figure 35. The burst frequency becomes so low that it is difficult to keep an adequate level on the auxiliary V_{CC} .

Figure 36 describes the main signal variations when the part operates in auto-recovery OVP.




Figure 36. If the V_{CC} current exceeds a certain threshold, an auto-recovery protection is activated and protects the design.

Improving the Precision in Auto-Recovery OVP

Given the OVP variations the internal trip current dispersion incur, it is sometimes more interesting to explore a different solution, improving the situation to the cost of a minimal amount of surrounding elements. Figure 37 shows that adding a simple Zener diode on top




Figure 37. A simple Zener diode added in parallel with R_{limit} , allows for a better precision OVP.

Over Power Compensation

Over Power Compensation or Protection (OPP) represents a way to limit the effects of the propagation delay when the converter is supplied from its highest input voltage. The propagation delay naturally extends the power capability of any current-limited converter. Figure 38 explains why. The main parameter is the *on* slope, that is to say, the pace at which the inductor current grows-up when the power switch closes. For a flyback controller, the slope is given by:

$$S_{on} = \frac{V_{in}}{L_p} \quad (\text{eq. 4})$$

where L_p is the transformer magnetizing/primary inductance and V_{in} , the input voltage.

As the internal logic takes some time to react, the switch gate shutdown does not immediately occur when the maximum power limit is detected (just before activating the overload protection circuit). Clearly speaking, it can take up to 100 ns for the NCP1027 current sense comparator to propagate through the various logical gates before reaching the power switch and finally shutting it off. This is the well-known propagation delay noted t_{prop} . Unfortunately, during this time, the current keeps growing as Figure 38 depicts. The peak current will therefore be troubled by this propagation delay. The formula to obtain the final value is simply:

$$I_{peak, final} = \frac{V_{in}}{L_p} t_{prop} + I_{peak, max} \quad (\text{eq. 5})$$

of the limiting resistor, offers a better precision since what matters now is the internal 8.7 V V_{CC} breakdown, plus the Zener voltage. A resistor in series with the Zener diodes keeps the maximum current in the V_{CC} pin below the maximum rating of 15 mA just before tripping the OVP.




Figure 38. Internal logic blocks take a certain amount of time before shutting off the driving pulses in presence of an overcurrent event.

At low line, S_{on} is relatively low and does not bother the final peak value. The situation differs at high line and induces a higher peak current. Therefore, the power supply output power capability increases with the input voltage. Let us take a look at a simple example. Suppose the peak current is 700 mA:

- $L_p = 1.0 \text{ mH}$
- $V_{in \text{ lowline}} = 100 \text{ Vdc}$
- $V_{in \text{ highline}} = 350 \text{ Vdc}$
- $I_{peak, max} = 700 \text{ mA}$
- $t_{prop} = 100 \text{ ns}$

$$P_{out} = \frac{1}{2} I_{peak, final}^2 F_{SW} L_p \eta \quad (\text{eq. 6})$$

Where: F_{sw} is the switching frequency and η the efficiency. Usually η is bigger in high line conditions than in low line conditions. This formula is valid for a Discontinuous Conduction Mode flyback.

From Equation 5, we can calculate the final peak current in both conditions:

- $I_{peak, final} = (100/1\text{m}) \times 100\text{n} + 700\text{m} = 710 \text{ mA}$ at low line.
- $I_{peak, final} = (350/1\text{m}) \times 100\text{n} + 700\text{m} = 735 \text{ mA}$ at high line.

From Equation 6, we can have an idea of the maximum output power capability again, in both conditions with respective low and high line efficiency numbers of 78% and 82% for instance:

- $P_{out, lowline} = 0.5 \times 0.71^2 \times 1\text{m} \times 65\text{k} \times 0.78 = 12.8 \text{ W}$
- $P_{out, highline} = 0.5 \times 0.735^2 \times 1\text{m} \times 65\text{k} \times 0.82 = 14.4 \text{ W}$

This difference might not be seen as a problem, but some design specifications impose stringent conditions on the maximum output current capability, regardless the line input. Hence the need for an OPP input...

Since we want to limit the power to 12.8 W at high line, let us calculate the needed peak current:

$$\text{From equation 6: } I_{\text{peak}} = \sqrt{\frac{2P_{\text{out}}}{F_{\text{SW}}L_p\eta}} = 693 \text{ mA to}$$

deliver 12.8 W at high line.

Compared to our 735 mA, we need to decrease the setpoint by 6% roughly when V_{in} equals 350 Vdc.

The NCP1027 hosts a special circuitry looking at the couple voltage/current present on pin 7. Figure 39 shows how to arrange components around the controller to obtain Over Power Protection.




Figure 39. A resistive network reduces the power capability in high-line conditions.

First, you need to know the required injected current and the voltage across pin 7 to start activating OPP. Experiments consist in wiring Figure 39 circuit and running the power supply in conditions where it must shut down (e.g. highest input voltage and maximum output current per specification). For this, R_{OPPL} can be put to

10 kΩ and R_{OPPU} made of a series string of $4 \times 1.0 \text{ M}\Omega$ resistors plus a 10-turn 1.0 MΩ potentiometer set at its maximum value. An amp-meter is inserted in series with pin 7 and a volt-meter monitors its voltage with respect to ground. Once the power supply is powered, slowly rotate the potentiometer and observe both voltage and current going up at pin 7. At a certain time, as voltage and current increase, the controller will shut down the power supply. The current at this time is the one we are looking for. Suppose these experiments lead to 80 μA with a pin 7 activation voltage of 2.45 V. Final resistor equations are:

$V_{\text{bulkH}} = 375 \text{ Vdc}$; the maximum voltage at which OPP must shut down the controller

$V_{\text{bulkL}} = 200 \text{ Vdc}$; the minimum voltage below which OPP is not activated

$I_{\text{OPP}} = 80 \mu\text{A}$; the current in pin 7

$V_f = 2.45 \text{ V}$; the voltage of pin 7 at the above condition

$$R_{\text{OPPL}} = \frac{V_{\text{bulkH}} - V_{\text{bulkL}}}{I_{\text{OPP}}(V_{\text{bulkL}} - V_f)} V_f = 27 \text{ k}\Omega \quad (\text{eq. 7})$$

$$R_{\text{OPPH}} = R_{\text{OPPL}} \frac{V_{\text{bulkL}} - V_f}{V_f} = 2.2 \text{ M}\Omega \quad (\text{eq. 8})$$

If the OPP feature is not needed for some designs, it is possible to ground it via a copper wire to the adjacent ground pin. This can help to develop a larger copper area in an application where the thermal resistance is an important parameter.

Ramp Compensation

When operating in Continuous Conduction Mode (CCM), current-mode power supplies can exhibit so-called sub-harmonic oscillations. To cure this problem, the designer must inject ramp compensation. The ramp can either be added to the current sense information or directly subtracted from the feedback signal. Figure 40 details the internal arrangement of the ramp compensation circuitry.




Figure 40. The Internal Feedback Chain and the Ramp Compensation Network

The principle consists in selecting the RR resistor, connected from pin 2 to ground, to impose a current I_{RR} in the transistor collector.



Figure 41. Maximum Peak Current Setpoint Variations versus Ramp Compensation

The equation to get the right compensation level is the following:

$$RR = \frac{V_p 2.75 \text{ k}}{S_a @ T_{SW}} \quad (\text{eq. 9})$$

where V_p , the total voltage swing, equals 2.75 V.

Application example:

Suppose we have the following flyback specifications:

- Vout = 5.0 V output voltage
- Vf = 1.0 V secondary diode forward drop @ Iout nominal

$N_p:N_s = 1:N = 1:0.052$ transformer turn ratio

$L_p = 3.8 \text{ mH}$ primary inductance

We can calculate the *off* slope, the one actually needed to evaluate S_a , by reflecting the output voltage over the primary inductance. The slope is projected over a complete switching period. Here, we use a 65 kHz part.

$$S_{off} = \frac{V_{out} + V_f}{N L_p} T_{SW} = \frac{6 \times 15 \mu}{0.052 \times 3.8 \text{ m}} = 455 \text{ mA}/15 \mu\text{s} \quad (\text{eq. 10})$$

Due to the internal sense arrangement, this current slope will become a voltage slope having a value of:

$$S'_{off} = 455 \text{ m} \times 0.375 = 170 \text{ mV}/15 \mu\text{s} \quad (\text{eq. 11})$$

If we chose 50% of this downslope, then the final compensation ramp will present a slope of:

$$S_a = \frac{170 \text{ m}}{2} = 85 \text{ mV}/15 \mu\text{s} \quad (\text{eq. 12})$$

We then have:

$$RR = \frac{V_p 2.75 \text{ k}}{S_a @ T_{SW}} = \frac{2.75 \times 2.75 \text{ k}}{85 \text{ m}} = 89 \text{ k}\Omega \quad (\text{eq. 13})$$

In the above calculations, the internal ESD resistor has purposely been omitted to avoid bringing in another variable. In case no ramp compensation is required, pin 2 must be tied to V_{CC} , the adjacent pin.

Soft-Start

The NCP1027 features a 1.0 ms soft-start, which reduces the power-on stress, but also contributes to lower the output overshoot. Figure 42 shows a typical operating waveform. The NCP1027 features a novel patented structure which offers a better soft-start ramp, almost ignoring the startup pedestal inherent to traditional current-mode supplies.



Figure 42. 1.0 ms Soft-Start Sequence

Jittering

Frequency jittering is a method used to soften the EMI signature by spreading the energy in the vicinity of the main switching component. The NCP1027 offers a $\pm 6\%$ deviation of the nominal switching frequency. The sweep

sawtooth is internally generated and modulates the clock up and down with a fixed frequency of 300 Hz. Figure 43 shows the relationship between the jitter ramp and the frequency deviation. It is not possible to externally disable the jitter.




Figure 43. Modulation Effects on the Clock Signal by the Jittering Sawtooth

Skip-Cycle

Skip cycle offers an efficient way to reduce the standby power by skipping unwanted cycles at light loads. However, the recurrent frequency in skip often enters the audible range and a high peak current obviously generates acoustic noise in the transformer. The noise takes its origins

in the resonance of the transformer mechanical structure which is excited by the skipping pulses. A possible solution, successfully implemented in the NCP1200 series, also authorizes skip cycle but only when the power demand as dropped below a given level. This is what Figure 44 shows, as implemented on the NCP1027.




Figure 44. Low Peak Current Skip Cycle Guarantees Noise-Free Operation

5.0 V/3.0 A Universal Mains Power Supply

Due to its low $R_{DS(on)}$, the NCP1027 can be used in universal mains SMPS up to 15 W of continuous power, provided that the chip power dissipation is well under control. That is to say that average power calculations and measurements have been carried and correlated. The design of an SMPS around a monolithic device does not differ from that of a standard circuit using a controller and a MOSFET. However, one needs to be aware of certain characteristics specific of monolithic devices. Let us follow the steps:




Figure 45. The reflected voltage shall always be greater than the minimum input voltage to avoid the forward biasing of the MOSFET body–diode.

As a result, the Flyback voltage which is reflected on the drain at the switch opening cannot be larger than the input voltage. When selecting components, you thus must adopt a turn ratio which adheres to the following equation: $N(V_{out} + V_f) < V_{in, min} < V_{in, max}$ (eq. 14). In our case, since we operate from a 120 V DC rail while delivering 5.0 V, we can select a reflected voltage of 110 V DC maximum: $120 - 110 > 0$. Therefore, the turn ratio $N_p:N_s$ must be smaller than $\frac{V_{in}}{V_{out} + V_f} = \frac{110}{5 + 1} = 18.3$ or $N_p : N_s < 19$. We will see later on how it affects the calculation.

2. Lateral MOSFETs have a poorly doped body–diode which naturally limits their ability to sustain the avalanche. A traditional RCD clamping network shall thus be installed to protect the MOSFET. In some low power applications, a simple capacitor can also be used since $V_{drain, max} = V_{in} + N(V_{out} + V_f)$

$$+ I_{peak} \sqrt{\frac{L_f}{C_{tot}}} \quad (\text{eq. 15}), \text{ where } L_f \text{ is the leakage inductance, } C_{tot} \text{ the total capacitance at the drain node (which is increased by the capacitor you will wire between drain and source), } N \text{ the } N_p:N_s$$

- $V_{in, min} = 120 \text{ Vdc}$
- $V_{in, max} = 375 \text{ Vdc}$
- $V_{out} = 5.0 \text{ V}$
- $V_{out} = 15 \text{ W}$
- Operating mode is CCM
- $\eta = 0.8$

1. The lateral MOSFET body–diode shall never be forward biased, either during startup (because of a large leakage inductance) or in normal operation as shown by Figure 45. This condition sets the maximum voltage that can be reflected during t_{off} .




Figure 46. Primary Inductance Current Evolution in CCM

turn ratio, V_{out} the output voltage, V_f the secondary diode forward drop and finally, I_{peak} the maximum peak current. Worst case occurs when the SMPS is very close to regulation, e.g. the V_{out} target is almost reached and I_{peak} is still pushed to the maximum. For this design, we have selected our maximum voltage around 650 V (at $V_{in} = 375 \text{ Vdc}$). This voltage is given by the RCD clamp installed from the drain to the bulk voltage. We will see how to calculate it later on.

3. Calculate the maximum operating duty–cycle for this flyback converter operated in CCM:

$$d_{max} = \frac{NV_{out}}{NV_{out} + V_{in, min}} = \frac{1}{1 + \frac{V_{in, min}}{NV_{out}}} = 0.49 \quad (\text{eq. 16})$$

4. To obtain the primary inductance, we have the choice between two equations:

$$L = \frac{(V_{in}d)^2}{f_{SW}K P_{in}} \quad (\text{eq. 17}), \text{ where } K = \frac{\Delta I_L}{I_1} \text{ and}$$

defines the amount of ripple we want in CCM (see Figure 46).

- *Small K*: deep CCM, implying a large primary inductance, a low bandwidth and a large leakage inductance.

- *Large K*: approaching BCM where the rms losses are the worse, but smaller inductance, leading to a better leakage inductance.
From Equation 16, a *K* factor of 0.8 (40% ripple), gives an inductance of:

$$L = \frac{(120 \times 0.49)^2}{60k \times 0.8 \times 18.75} = 3.8 \text{ mH}$$

$$\Delta I_L = \frac{V_{ind}}{L F_{SW}} = \frac{120 \times 0.49}{3.8m \times 60k} = 258 \text{ mA peak - to - peak}$$

The peak current can be evaluated to be:

$$I_{peak} = \frac{I_{avg}}{d} + \frac{\Delta I_L}{2} = I_{peak} = \frac{156m}{0.49} + \frac{\Delta I_L}{2} = 447 \text{ mA}$$

In Figure 46, I_1 can also be calculated:

$$I_1 = I_{peak} \frac{\Delta I_L}{2} = 0.447 \times 0.129 = 318 \text{ mA}$$

5. Based on the above numbers, we can now evaluate the conduction losses:

$$I_{d,rms} = I_1 \sqrt{d} \sqrt{1 + \frac{1}{3} \left(\frac{\Delta I_L}{2I_1} \right)^2} = 0.318 \times 0.7 \times \sqrt{1 + \frac{1}{3} \left(\frac{0.258}{2 \times 0.318} \right)^2} = 228 \text{ mA rms}$$

If we take the maximum $R_{DS(on)}$ for a 120°C junction temperature, i.e. 11 Ω, then conduction losses worst case are:

$$P_{cond} = I_{d,rms}^2 R_{ds(on)} = 571 \text{ mW}$$

6. Off-time and on-time switching losses can be estimated based on the following calculations:

$$P_{off} = \frac{I_{peak} V_{dstoff}}{6 T_{SW}} = \frac{0.447 \times 650 \times 40n}{6 \times 15u} = 130 \text{ mW} \quad (\text{eq. 18})$$

$$P_{on} = \frac{I_{peak} N (V_{out} + V_f) t_{on}}{6 T_{SW}} \quad (\text{eq. 19})$$

$$= \frac{0.447 \times 114 \times 40n}{6 \times 15u} = 22 \text{ mW}$$

The theoretical total power is then 0.571 + 0.13 + 0.022 = 723 mW.

7. The ramp compensation will be calculated as suggested by Equation 13 giving a resistor of 78 kΩ or 82 kΩ for the normalized value.

Power Switch Circuit Protection

As in any Flyback design, it is important to limit the drain excursion to a safe value, e.g. below the power switch circuit BV_{dss} which is 700 V. Figures 47a, b, c present possible implementations:




Figure 47. Different Options to Clamp the Leakage Spike

Figure 47a: The simple capacitor limits the voltage according to Equation 14. This option is only valid for low power applications, e.g. below 5.0 W, otherwise chances exist to destroy the MOSFET. After evaluating the leakage inductance, you can compute C with Equation 15. Typical values are between 100 pF and up to 470 pF. Large capacitors increase capacitive losses...

Figure 47b: The most standard circuitry called the RCD network. You calculate R_{clamp} and C_{clamp} using the following formulae:

$$R_{clamp} = \frac{2V_{clamp}(V_{clamp} - (V_{out} + V_f) N)}{L_{peak} I_{peak}^2 F_{SW}} \quad (\text{eq. 20})$$

$$C_{clamp} = \frac{V_{clamp}}{V_{ripple} F_{SW} R_{clamp}} \quad (\text{eq. 21})$$

clamp is usually selected 50–80 V above the reflected value $N \times (V_{out} + V_f)$. The diode needs to be a fast one and an MUR160 represents a good choice. One major drawback of the RCD network lies in its dependency upon the peak current. Worst case occurs when I_{peak} and V_{in} are maximum and V_{out} is close to reach the steady-state value.

Figure 47c: This option is probably the most expensive of all three but it offers the best protection degree. If you need a very precise clamping level, you must implement a Zener diode or a TVS. There are little technology differences behind a standard Zener diode and a TVS. However, the die area is far bigger for a transient suppressor than that of Zener. A 5.0 W Zener diode, like the 1N5388B, will accept 180 W peak power if it lasts less than 8.3 ms. If the peak current in the worse case (e.g. when the PWM circuit maximum current limit works) multiplied by the nominal Zener voltage exceeds these 180 W, then the diode will be destroyed when the supply experiences overloads. A transient suppressor like the P6KE200 still dissipates 5.0 W of continuous power, but is able to accept surges up to 600 W @ 1.0 ms. Select the Zener or TVS clamping level between 40 to 80 V above the reflected output voltage when the supply is heavily loaded.

Power Dissipation and Heatsinking

The NCP1027 hosting a power switch circuit and a controller, it is mandatory to properly manage the heat generated by losses. If no precaution is taken, risks exist to trigger the internal thermal shutdown (TSD). To help dissipating the heat, the PCB designer must foresee large copper areas around the PDI7 package. When surrounded by a surface greater than 1.0 cm² of 35 μm copper, it becomes possible to drop the thermal resistance junction-to-ambient, $R_{\theta JA}$ down to 75°C/W and thus dissipate more power. The maximum power the device can

$$P_{max} = \frac{T_{jmax} - T_{ambmax}}{R_{\theta JA}} \text{ (eq. 22)}$$

thus evacuate is: which gives around 930 mW for an ambient of 50°C and a maximum junction of 120°C. The losses inherent to the switch circuit $R_{DS(on)}$ can be theoretically evaluated, but the final prototype evaluation must include board measurements to confirm that the junction temperature stays within safe limits. Figure 48 gives a possible layout to help dropping the thermal resistance. When measured on a 70 μm (2 oz.) copper thickness PCB, we obtained a thermal resistance of 75°C/W.




Figure 48. A possible PCB arrangement to reduce the thermal resistance junction-to-ambient.

When routing the printed circuit, it is important to keep high impedance line very short, like the brown-out signal and the OPP input if used.

Application Diagram

Figure 49 displays the final application schematic. The output uses a TLV431 whose low bias current represents an advantage for low standby power switch mode supplies. The secondary side features an additional LC filter needed

to remove unwanted spikes, although less problematic than in DCM operation. On the primary side, a resistive network senses the input bulk voltage and prevents the controller from turning on for input voltages below 100 Vdc. The auxiliary winding delivers 20 V nominal and thus offers comfortable margin when the converter enters standby. As we do not use any OPP, pin 7 goes to ground and offers extended possibility to layout more copper area.

NCP1027




Figure 49. 5.0 V-3.0 A Universal Mains Power Supply

Transformer Specifications:

$V_{out} = 5.0 \text{ V}/3.0 \text{ A}$
 $V_{aux} = 20 \text{ V}/10 \text{ mA}$
 $L_p = 3.8 \text{ mH}$
 $I_p, \text{ rms} = 280 \text{ mA}$
 $I_p, \text{ max} = 800 \text{ mA}$
 $I_{sec, \text{ rms}} = 5.0 \text{ A}$
 $F_{sw} = 65 \text{ kHz}$
 $N_p:N_{sec} = 1 : 0.052$
 $N_p:N_{aux} = 1 : 0.208$

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS



ON Semiconductor®



PDIP-7 (PDIP-8 LESS PIN 6) CASE 626A ISSUE C

DATE 22 APR 2015

SCALE 1:1




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	----	0.210	----	5.33
A1	0.015	----	0.38	----
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52 TYP	
C	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005	----	0.13	----
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.100 BSC		2.54 BSC	
eB	----	0.430	----	10.92
L	0.115	0.150	2.92	3.81
M	----	10°	----	10°

GENERIC MARKING DIAGRAM*



- XXXX = Specific Device Code
- A = Assembly Location
- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

DOCUMENT NUMBER:	98AON11774D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	PDIP-7 (PDIP-8 LESS PIN 6)	PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT

North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative