MJ14001 (PNP), MJ14002* (NPN), MJ14003* (PNP)

*Preferred Devices

High-Current Complementary Silicon Power Transistors

Designed for use in high-power amplifier and switching circuit applications.


Features

- High Current Capability I_C Continuous = 60 Amperes
- DC Current Gain $h_{FE} = 15-100$ @ $I_C = 50$ Adc
- Low Collector–Emitter Saturation Voltage –V_{CE(sat)} = 2.5 Vdc (Max)
 @ I_C = 50 Adc
- Pb-Free Packages are Available*

MAXIMUM RATINGS (T_{.I} = 25°C unless otherwise noted)

Rating		Symbol	Value	Unit
Collector-Emitter Voltage	MJ14001 MJ14002/03	V _{CEO}	60 80	Vdc
Collector-Base Voltage	MJ14001 MJ14002/03	V _{CBO}	60 80	Vdc
Emitter-Base Voltage		V _{EBO}	5.0	Vdc
Collector Current – Continuous		I _C	60	Adc
Base Current – Continuous		Ι _Β	15	Adc
Emitter Current – Continuous		ΙE	75	Adc
Total Power Dissipation @ T _C = 25°C Derate Above 25°C		P _D	300 1.71	W/°C
Operating and Storage Junct Temperature Range	ion	T _J , T _{stg}	-65 to +200	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.



December, 2005 - Rev. 6



ON Semiconductor®

http://onsemi.com

60 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS 60-80 VOLTS, 300 WATTS

MARKING DIAGRAM





TO-204 (TO-3) CASE 197A STYLE 1

MJ1400x = Device Code

xx = 1, 2, or 3G = Pb–Free Package

A = Location Code

YY = Year WW = Work Week MEX = Country of Orgin

ORDERING INFORMATION

Device	Package	Shipping
MJ14001	TO-3	100 Units/Tray
MJ14001G	TO-3 (Pb-Free)	100 Units/Tray
MJ14002	TO-3	100 Units/Tray
MJ14002G	TO-3 (Pb-Free)	100 Units/Tray
MJ14003	TO-3	100 Units/Tray
MJ14003G	TO-3 (Pb-Free)	100 Units/Tray

Preferred devices are recommended choices for future use and best overall value.

MJ14001/D

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MJ14001 (PNP), MJ14002* (NPN), MJ14003* (PNP)

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	0.584	°C/W

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS			•		<u> </u>
Collector–Emitter Sustaining Voltage (Note 1) (I _C = 200 mAdc, I _B = 0)	MJ14001 MJ14002, MJ14003	V _{CEO(sus)}	60 80	-	Vdc
Collector Cutoff Current $(V_{CE} = 30 \text{ Vdc}, I_B = 0)$ $(V_{CE} = 40 \text{ Vdc}, I_B = 0)$	MJ14001 MJ14402, MJ14003	I _{CEO}	_ _	1.0 1.0	mA
Collector Cutoff Current $(V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V})$ $(V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V})$	MJ14001 MJ14002, MJ14003	I _{CEX}	_ _	1.0 1.0	mA
Collector Cutoff Current $(V_{CB} = 60 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 80 \text{ Vdc}, I_E = 0)$	MJ14001 MJ14002, MJ14003	I _{CBO}		1.0 1.0	mA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	-	1.0	mA
ON CHARACTERISTICS					
DC Current Gain (Note 1) $ \begin{array}{l} (I_C = 25 \text{ Adc, V}_{CE} = 3.0 \text{ V}) \\ (I_C = 50 \text{ Adc, V}_{CE} = 3.0 \text{ V}) \\ (I_C = 60 \text{ Adc, V}_{CE} = 3.0 \text{ V}) \end{array} $		h _{FE}	30 15 5.0	- 100 -	-
Collector–Emitter Saturation Voltage (Note 1) ($I_C = 25 \text{ Adc}$, $I_B = 2.5 \text{ Adc}$) ($I_C = 50 \text{ Adc}$, $I_B = 5.0 \text{ Adc}$) ($I_C = 60 \text{ Adc}$, $I_B = 12 \text{ Adc}$)		V _{CE(sat)}	- - -	1.0 2.5 3.0	Vdc
Base–Emitter Saturation Voltage (Note 1) $ \begin{array}{l} (I_C=25 \text{ Adc, } I_B=2.5 \text{ Adc)} \\ (I_C=50 \text{ Adc, } I_B=5.0 \text{ Adc)} \\ (I_C=60 \text{ Adc, } I_B=12 \text{ Adc)} \end{array} $		V _{BE(sat)}	- - -	2.0 3.0 4.0	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance $(V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz})$		C _{ob}	_	2000	pF

^{1.} Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.




Figure 2. Maximum Rated Forward Biased Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation: i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_{J(pk)} = 200^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \le 200^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 13. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

MJ14001 (PNP), MJ14002* (NPN), MJ14003* (PNP)

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. "On" Voltages

Figure 8. "On" Voltages

MJ14001 (PNP), MJ14002* (NPN), MJ14003* (PNP)




Figure 9. Turn-On Switching Times




Figure 10. Turn-Off Switching Times





Figure 11. Capacitance Variation



FOR CURVES OF FIGURES 3 & 6, R_{B} & R_{L} ARE VARIED. INPUT LEVELS ARE APPROXIMATELY AS SHOWN. FOR NPN CIRCUITS, REVERSE ALL POLARITIES.

Figure 12. Switching Test Circuit






Figure 13. Thermal Response






TO-204 (TO-3) CASE 197A-05 ISSUE K

DATE 21 FEB 2000





STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR STYLE 2: PIN 1. EMITTER 2. BASE CASE: COLLECTOR


STYLE 3: PIN 1. GATE 2. SOURCE CASE: DRAIN

STYLE 4: PIN 1. ANODE = 1 2. ANODE = 2 CASE: CATHODES

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	1.530	REF	38.86 REF	
В	0.990	1.050	25.15	26.67
С	0.250	0.335	6.35	8.51
D	0.057	0.063	1.45	1.60
E	0.060	0.070	1.53	1.77
G	0.430	BSC	10.92 BSC	
Н	0.215 BSC		5.46 BSC	
K	0.440	0.480	11.18	12.19
L	0.665 BSC		16.89 BSC	
N	0.760	0.830	19.31	21.08
Q	0.151	0.165	3.84	4.19
U	1.187 BSC		30.15 BSC	
٧	0.131	0.188	3.33	4.77

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code Α = Assembly Locationa

YY = Year WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42129B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-204 (TO-3)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales