Onsemi

8-Pin DIP High-Speed **10 MBit/s Logic Gate Optocouplers**

Single-Channel: 6N137M, HCPL2601M, HCPL2611M **Dual-Channel: HCPL2630M**, **HCPL2631M**

Description

The 6N137M, HCPL2601M, HCPL2611M single-channel and HCPL2630M, HCPL2631M dual-channel optocouplers consist of a 850 nm AlGaAs LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. This output features an open collector, thereby permitting wired OR outputs. The switching parameters are guaranteed over the temperature range of -40°C to +85°C. A maximum input signal of 5 mA will provide a minimum output sink current of 13 mA (fan out of 8).


An internal noise shield provides superior common mode rejection of typically 10 kV/µs. The HCPL2601M and HCPL2631M has a minimum CMR of 5 kV/µs. The HCPL2611M has a minimum CMR of 10 kV/µs.

Features

- Very High Speed 10 MBit/s
- Superior CMR 10 kV/μs
- Fan-out of 8 Over -40°C to +85°C
- · Logic Gate Output
- Strobable Output
- Wired OR-open Collector
- Safety and Regulatory Approvals
 - ◆ UL1577, 5,000 VAC_{RMS} for 1 Minute
 - ◆ DIN EN/IEC60747-5-5
- These are Pb–Free Devices

Applications

- Ground Loop Elimination
- LSTTL to TTL, LSTTL or 5 V CMOS
- Line Receiver, Data Transmission
- Data Multiplexing
- Switching Power Supplies
- Pulse Transformer Replacement
- Computer-peripheral Interface



MARKING DIAGRAM


	ON 6N137	
0	VXXYYB	

6N137	= Device Number
V	= DIN EN/IEC60747-5-5 Option (only
	appears on component ordered with
	this option)
XX	= Two-Digit Year Code, e.g., '16'
YY	= Two-Digit Work Week, Ranging from
	'01' to '53'

в = Assembly Package Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.



A 0.1 μF bypass capacitor must be connected between pins 8 and 5 (Note 1).

Figure 1. Schematics

Input	Enable	Output
Н	Н	L
L	Н	Н
Н	L	Н
L	L	Н
Н	NC	L
L	NC	Н

TRUTH TABLE (Positive Logic)

SAFETY AND INSULATION RATINGS (As per DIN EN/IEC 60747–5–5, this optocoupler is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings shall be ensured by means of protective circuits.)

Parameter		Characteristics
Installation Classifications per DIN VDE 0110/1.89 Table 1, For Rated Mains Voltage	<150 V _{RMS}	I–IV
	<300 V _{RMS}	I–IV
	<450 V _{RMS}	I–III
	<600 V _{RMS}	I–III
Climatic Classification		40/100/21
Pollution Degree (DIN VDE 0110/1.89)	2	
Comparative Tracking Index	175	

Symbol	Parameter	Value	Unit
V _{PR}	Input-to-Output Test Voltage, Method A, $V_{IORM} x 1.6 = V_{PR}$, Type and Sample Test with $t_m = 10$ s, Partial Discharge < 5 pC	1,335	V _{peak}
	Input-to-Output Test Voltage, Method B, $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1 s$, Partial Discharge < 5 pC	1,669	V _{peak}
V _{IORM}	Maximum Working Insulation Voltage	890	V _{peak}
V _{IOTM}	Highest Allowable Over-Voltage	6,000	V _{peak}
	External Creepage	≥8.0	mm
	External Clearance	≥7.4	mm
	External Clearance (for Option TV, 0.4" Lead Spacing)	≥10.16	mm
DTI	Distance Through Insulation (Insulation Thickness)	≥0.5	mm
Τ _S	Case Temperature (Note 2)	150	°C
I _{S,INPUT}	Input Current (Note 2)	200	mA
P _{S,OUTPUT}	Output Power (Duty Factor ≤ 2.7%) (Note 2)	300	mW
R _{IO}	Insulation Resistance at T _S , V _{IO} = 500 V (Note 2)	>10 ⁹	Ω

1. The V_{CC} supply to each optoisolator must be bypassed by a 0.1 μ F capacitor or larger. This can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to the package V_{CC} and GND pins of each device.

2. Safety limit value - maximum values allowed in the event of a failure.

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Device	Value	Unit
T _{STG}	Storage Temperature		-40 to +125	°C
T _{OPR}	Operating Temperature		-40 to +100	°C
TJ	Junction Temperature		-40 to +125	°C
T _{SOL}	Lead Solder Temperature		260 for 10 s	°C

EMITTER

I _F (avg)	DC/Average Forward Input Current Per Channel	Single Channel	50	mA
		Dual Channel	30	
V _E	Enable Input Voltage Not to Exceed $V_{\rm CC}$ by More than 500 mV	Single Channel	5.5	V
V _R	Reverse Input Voltage Per Channel	All	5.0	V
Pl	Input Power Dissipation Per Channel	Single Channel	100	mW
		Dual Channel	45	

DETECTOR

V _{CC}	Supply Voltage	All	–0.5 to 7.0	V
l _O (avg)	Average Output Current Per Channel	All	25	mA
l _O (pk)	Peak Output Current Per Channel	All	50	mA
Vo	Output Voltage Per Channel	All	–0.5 to 7.0	V
Po	Output Power Dissipation Per Channel	Single Channel	85	mW
		Dual Channel	60	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply Voltage	4.5	5.5	V
I _{FL}	Input Current, Low Level	0	250	μΑ
I _{FH}	Input Current, High Level	6.3 (Note 3)	20.0	mA
V _{EL}	Enable Voltage, Low Level	0	0.8	V
V_{EH}	Enable Voltage, High Level	2.0	V _{CC}	V
T _A	Ambient Operating Temperature	-40	+85	°C
Ν	Fan Out (TTL Load)	-	8	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. 6.3 mA is a guard banded value which allows for at least 20% CTR degradation. Initial input current threshold value is 5.0 mA or less.

Symbol	Parameter	Test Conditions	Device	Min	Тур	Max	Unit
NDIVIDUAL	COMPONENT CHARACTER	RISTICS (V _{CC} = 5.5 V, T _A = 0°C to 70°C	cunless otherwise	specified	d)		
EMITTER							
VF	Input Forward Voltage	I _F = 10 mA, T _A = 25°C	All	-	1.45	1.70	V
		I _F = 10 mA		-	-	1.80	1
B _{VR}	Input Reverse Breakdown Voltage	I _R = 10 μA	All	5.0	-	-	V
C _{IN}	Input Capacitance	V _F = 0, f = 1 MHz	All	-	60	-	pF
$\Delta V_{F} / \Delta T_{A}$	Temperature Coefficient of Forward Voltage	I _F = 10 mA	All	-	-1.4	-	mV/°C
DETECTOR	ł						
I _{CCL}	Logic Low Supply Current	I_F = 10 mA, V_O = Open, V_E = 0.5 V	Single Channel	-	8	13	mA
		$I_{F1} = I_{F2} = 10 \text{ mA}, V_0 = \text{Open}$	Dual Channel	-	14	21	1
I _{CCH}	Logic High Supply Current	$I_F = 0 \text{ mA}, V_O = \text{Open}, V_E = 0.5 \text{ V}$	Single Channel	-	6	10	mA
		I _F = 0 mA, V _O = Open	Dual Channel	-	10	15	1
I _{EL}	Low Level Enable Current	V _E = 0.5 V	Single Channel	-	-0.7	-1.6	mA
I _{EH}	High Level Enable Current	V _E = 2.0 V	Single Channel	-	-0.5	-1.6	mA
V _{EL}	Low Level Enable Voltage	I _F = 10 mA (Note 4)	Single Channel	-	-	0.8	V
V_{EH}	High Level Enable Voltage	I _F = 10 mA	Single Channel	2.0	_	-	V
TRANSFER	CHARACTERISTICS (V _{CC} =	5.5 V, $T_A = -40^{\circ}C$ to +85°C unless oth	erwise specified)				
I _{FT}	Input Threshold Current	V_{O} = 0.6 V, V_{E} = 2.0 V, I_{OL} = 13 mA	All	-	3	5	mA
I _{OH}	HIGH Level Output Current	V_{O} = 5.5 V, I_{F} = 250 $\mu A,~V_{E}$ = 2.0 V	All	-	-	100	μΑ
V _{OL}	LOW Level Output Voltage	I_F = 5 mA, V_E = 2.0 V, I_{OL} = 13 mA	All	_	0.4	0.6	V
SWITCHING	G CHARACTERISTICS (V _{CC} =	= 5 V, I _F = 7.5 mA, T _A = -40°C to +85°C	C unless otherwise	specified	d)		
t _{PHL}	Propagation Delay Time to Logic LOW	R_L = 350 Ω, C_L = 15 pF, T_A = 25°C (Note 5) (Figure 23)	All	25	40	75	ns
		R_L = 350 Ω, C_L = 15 pF (Note 5) (Figure 23)		-	-	100	
t _{PLH}	Propagation Delay Time to Logic HIGH	R_L = 350 Ω , C_L = 15 pF T_A = 25°C (Note 6) (Figure 23)	All	20	40	75	ns
		R_L = 350 Ω, C_L = 15 pF (Note 6) (Figure 23)		-	-	100	
t _{PHL} -t _{PLH}	Pulse Width Distortion	R_L = 350 $\Omega,~C_L$ = 15 pF (Figure 23)	All	-	1	35	ns
t _R	Output Rise Time (10% to 90%)	R _L = 350 Ω, C _L = 15 pF (Note 7) (Figure 23)	All	-	30	-	ns
t _F	Output Fall Time (90% to 10%)	R_L = 350 Ω, C_L = 15 pF(Note 8) (Figure 23)	All	-	10	-	ns
t _{EHL}	Enable Propagation Delay Time to Output LOW Level	V_{EH} = 3.5 V, R _L = 350 Ω, C _L = 15 pF (Note 9) (Figure 24)	Single Channel	-	15	-	ns
t _{ELH}	Enable Propagation Delay Time to Output HIGH Level	V_{EH} = 3.5 V, R _L = 350 Ω, C _L = 15 pF (Note 10) (Figure 24)	Single Channel	-	15	-	ns

Symbol	Parameter	Test Conditions	Device	Min	Тур	Max	Unit
SWITCHING	G CHARACTERISTICS (V _{CC} =	= 5 V, I _F = 7.5 mA, T _A = -40°C to +85°C	Cunless otherwise	e specified)		
CM _H	Common Mode Transient Immunity at Logic High	$I_F = 0$ mA, $V_{CM} = 50$ V_{PEAK} , R _L = 350 Ω, T _A = 25°C (Note 11)	6N137M, HCPL2630M	-	10,000	_	V/µs
		(Figure 25)	HCPL2601M, HCPL2631M	5000	10,000	-	
		I _F = 0 mA, V _{CM} = 400 V _{PEAK} , R _L = 350 Ω, T _A = 25°C (Note 11) (Figure 25)	HCPL2611M	10,000	15,000	-	
CM _L	Common Mode Transient Immunity at Logic Low	V_{CM} = 50 V_{PEAK} , R_L = 350 Ω , T_A = 25°C (Note 11) (Figure 25)	6N137M, HCPL2630M	-	10,000	_	V/µs
			HCPL2601M, HCPL2631M	5000	10,000	-	
		V_{CM} = 400 V_{PEAK} , R_L = 350 Ω , T_A = 25°C (Note 11) (Figure 25)	HCPL2611M	10,000	15,000	-	

ELECTRICAL CHARACTERISTICS (continued)

ISOLATION CHARACTERISTICS (T_A = 25°C, unless otherwise noted)

V _{ISO}	Withstand Insulation Test Voltage	$\begin{array}{l} \mbox{Relative Humidity} \leq 50\%, \\ \mbox{I}_{I-O} \leq 10 \ \mu A, \ t = 1 \ min, \ f = 50 \ Hz \\ \mbox{(Note 12) (Note 13)} \end{array}$	All	5,000	-	-	VAC _{RMS}
R _{I-O}	Resistance (Input to Output)	V _{I-O} = 500 V _{DC} (Note 12)	All	-	10 ¹¹	-	Ω
C _{I-O}	Capacitance (Input to Output)	f = 1 MHz, V_{I-O} = 0 V_{DC} (Note 12)	All	-	1	-	pF
I _{I–O}	Input-Output Insulation Leakage Current	Relative Humidity \leq 45%, V _{I-I} = 3000 V _{DC} , t = 5 s (Note 12)	All	-	-	1.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Enable Input - No pull up resistor required as the device has an internal pull up resistor.

5. t_{PHL} - Propagation delay is measured from the 3.75 mA level on the LOW to HIGH transition of the input current pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.

6. tPLH - Propagation delay is measured from the 3.75 mA level on the HIGH to LOW transition of the input current pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.

7. t_R - Rise time is measured from the 10% to the 90% levels on the LOW to HIGH transition of the output pulse.

8. t_F - Fall time is measured from the 90% to the 10% levels on the HIGH to LOW transition of the output pulse.

9. t_{EHL} - Enable input propagation delay is measured from the 1.5 V level on the LOW to HIGH transition of the input voltage pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.

10.t_{ELH} - Enable input propagation delay is measured from the 1.5 V level on the HIGH to LOW transition of the input voltage pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.


11. Common mode transient immunity in logic high level is the maximum tolerable (positive) dV_{cm}/dt on the leading edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a logic high state (i.e., V_O > 2.0 V). Common mode transient immunity in logic low level is the maximum tolerable (negative) dV_{cm}/dt on the trailing edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a logic low state (i.e., V_O < 0.8 V).

12. Device is considered a two terminal device: pins 1, 2, 3 and 4 are shorted together and pins 5, 6, 7 and 8 are shorted together.

13.5000 VAC_{RMS} for 1 minute duration is equivalent to 6000 VAC_{RMS} for 1 second duration


TYPICAL PERFORMANCE CURVES

(FOR SINGLE-CHANNEL DEVICES: 6N137M, HCPL2601M, AND HCPL2611M)




TYPICAL PERFORMANCE CURVES (continued)


(FOR SINGLE-CHANNEL DEVICES: 6N137M, HCPL2601M, HCPL2611M)






















Figure 11. Switching Time vs. Temperature


TYPICAL PERFORMANCE CURVES (continued)

(FOR DUAL-CHANNEL DEVICES: HCPL2630M AND HCPL2631M)




TYPICAL PERFORMANCE CURVES (continued)

(FOR DUAL-CHANNEL DEVICES: HCPL2630M AND HCPL2631M)










Figure 20. Rise and Fall Time vs. Temperature




Figure 22. High Level Output Current vs. Temperature




Figure 23. Test Circuit and Waveforms for t_{PLH} , t_{PHL} , t_r and t_f




Figure 24. Test Circuit t_{EHL} and t_{ELH}

TEST CIRCUITS (continued)





Figure 25. Test Circuit Common Mode Transient Immunity



Profile Freature	Pb-Free Assembly Profile
Temperature Minimum (Tsmin)	150°C
Temperature Maximum (Tsmax)	200°C
Time (t _S) from (Tsmin to Tsmax)	60 to 120 s
Ramp-up Rate (t _L to t _P)	3°C/second maximum
Liquidous Temperature (TL)	217°C
Time (t _L) Maintained Above (T _L)	60 to 150 s
Peak Body Package Temperature	260°C +0°C / -5°C
Time (t _P) within 5°C of 260°C	30 s
Ramp-down Rate (T _P to T _L)	6°C/s maximum
Time 25°C to Peak Temperature	8 minutes maximum

Figure 26. Reflow Profile

ORDERING INFORMATION (Note 14)

Part Number	Package	Shipping [†]	
6N137M	PDIP8 9.655x6.6, 2.54P, CASE 646CQ DIP8-Pin (Pb-Free)		
6N137SM	PDIP8 GW, CASE 709AC SMT 8-Pin (Lead Bend) (Pb-Free)	50 Units / Tube	
6N137SDM	PDIP8 GW, CASE 709AC SMT 8-Pin (Lead Bend) (Pb-Free)	1000 / Tape & Reel	
6N137VM	PDIP8 9.655x6.6, 2.54P, CASE 646CQ DIP 8–Pin, DIN EN/IEC 60747–5–5 Option (Pb–Free)	50 Units / Tube	
6N137SVM	PDIP8 GW, CASE 709AC SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option (Pb-Free)	50 Units / Tube	
6N137SDVM	PDIP8 GW, CASE 709AC SMT 8–Pin (Lead Bend), DIN EN/IEC 60747–5–5 Option (Pb–Free)	1000 / Tape & Reel	
6N137TVM	PDIP8 6.6x3.81, 2.54P, CASE 646BW DIP 8-Pin, 0.4" Lead Spacing, DIN EN/IEC60747-5-5 Option (Pb-Free)	50 Units / Tube	
6N137TSVM	PDIP8 GW, CASE 709AD SMT 8–Pin, 0.4" Lead Spacing, DIN EN/IEC60747–5–5 Option (Pb–Free)	50 Units / Tube	
6N137TSR2VM	PDIP8 GW, CASE 709AD SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC60747-5-5 Option (Pb-Free)	1000 / Tape & Reel	


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

14. The product orderable part number system listed in this table also applies to the HCPL2601M, HCPL2611M, HCPL2630M and HCPL2631M product families.



PDIP8 6.6x3.81, 2.54P CASE 646BW ISSUE O

DATE 31 JUL 2016



DOCUMENT NUMBER:	98AON13445G Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP8 6.6X3.81, 2.54P		PAGE 1 OF 1

2.54 BSC


onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

0.41-0.56



PDIP8 9.655x6.6, 2.54P CASE 646CQ ISSUE O

DATE 18 SEP 2017




DOCUMENT NUMBER:	98AON13446G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP8 9.655X6.6, 2.54P		PAGE 1 OF 1
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.			


© Semiconductor Components Industries, LLC, 2017




PDIP8 GW CASE 709AC ISSUE O

DATE 31 JUL 2016






LAND PATTERN RECOMMENDATION



NOTES:


- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION




DOCUMENT NUMBER:	98AON13447G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP8 GW		PAGE 1 OF 1
onsemi and ONSEMI, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.			


PDIP8 GW CASE 709AD ISSUE O

DATE 31 JUL 2016






LAND PATTERN RECOMMENDATION



NOTES:

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION



DOCUMENT NUMBER:	98AON13448G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP8 GW		PAGE 1 OF 1

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>