**ON Semiconductor** 

Is Now

# Onsemi

To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari



### **ON Semiconductor®**

# FSA831A — USB2.0 High-Speed (480Mbps) Charger Detection with Isolation Switch

### Features


USB Detection	USB Battery Charging Rev. 1.2 Supports Data Contact Detect (DCD) Dead Battery Provision (DBP) with 30-Minute Timer
Sw itch Type	lsolation Switch Closes for Charging Dow nstream Port (CDP) Standard Dow nstream Port (SDP)
V <sub>BUS</sub>	28 V Over-Voltage Tolerance -2 V Under-Voltage Tolerance
Package	10-Lead MicroPak™ 1.6 x 2.1 mm, 0.5 mm Pitch
Ordering Information	FSA831AL10X

### **Applications**

 MP3, Mobile Internet Device (MID), Cell Phone, PDA, Digital Camera, Notebook and Netbook

### Description

The FSA831A is a charger-detection IC with an integrated isolation switch for use with a micro/mini USB port. The FSA831A detects battery chargers and is compliant with USB Battery Charging Specification, Rev 1.2 (BC1.2). The algorithm incorporates Data Contact Detection (DCD), which ensures that the shorter, inner pins of the USB connector are making contact prior to continuing with battery charger detection. The device determines if a Dedicated Charging Port (DCP), Charging Downstream Port (CDP), or a typical PC host, called a Standard Downstream Port (SDP), is connected. If a charger is detected, the FSA831A determines whether the charger is a DCP or CDP. For SDP and CDP detection, an internal isolation switch is closed to connect the D+/D- lines of the USB cable to the resident USB transceiver within the portable device. The FSA831A conforms to all the constraints for the Dead Battery Provision (DBP) within the BC1.2 specification, including a 30-minute timer that cannot exceed 45 minutes, per BC1.2.



# **Typical Application**




Figure 2. Pin Assignments (Top View)

# **Pin Descriptions**

Name	Pin #	Description
USB Interface	1	
DP_HOST	3	D+ signal connected to the resident USB transceiver on the phone
DM_HOST	2	D- signal connected to the resident USB transceiver on the phone
Connector Interface	)	
V <sub>BUS</sub>	9	Input voltage supply pin to be connected to the $V_{\text{BUS}}$ pin of the USB connector
GND	6	Ground
DP_CON	7	Connected to the USB connector D+ pin
DM_CON	8	Connected to the USB connector D- pin
Status Outputs		
CHG_DET	10	CMOS push/pull output connected to charger IC for indicating if a charger has been detected (LOW=charger not detected, HIGH=DCP or CDP charger has been detected).
SW_OPEN	1	Open-drain output pin; requires pull-up resistor to I/O voltage supply (LOW=switch closed, Hi-Z=switch open).
CHG_AL_N	4	CMOS open-drain output pin (LOW=V <sub>BUS</sub> is valid and charge is allowed to be drawn from V <sub>BUS</sub> , Hi-Z=V <sub>BUS</sub> is not at a valid voltage).
Input Pin		
GOOD_BAT	5	Input that indicates if the battery is a good battery or a dead battery (LOW=dead battery, HIGH=good battery).

Table 1. Functionality										
Device Detected	GOOD_ BAT	SW_ OPEN	CHG_ AL_N	CHG_ DET	DP_HOST	DM_HOST	DP_CON	DM_CON		
DCP	Х	Hi-Z	LOW	HIGH	Hi-Z	Hi-Z	$V_{DP\_SRC}$	Hi-Z <sup>(1)</sup>		
CDP	HIGH	LOW	LOW	HIGH	DP_CON	DM_CON	DP_HOST	DM_HOST		
CDP	LOW	Hi-Z	LOW	HIGH	Hi-Z	Hi-Z	V <sub>DP_SRC</sub>	Hi-Z		
SDP <sup>(2)</sup>	HIGH	LOW	LOW	LOW	DP_CON	DM_CON	DP_HOST	DM_HOST		
SDP <sup>(2)</sup>	LOW	Hi-Z	LOW	LOW	Hi-Z	Hi-Z	$V_{DP\_SRC}$	Hi-Z		
SDP, CDP, or DCP plugged in and after 30-minute timer expires	LOW	Hi-Z	Hi-Z	LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z		
$\begin{array}{l} V_{BUS} < V_{BUS} \mbox{valid to} \\ V_{BUS} > V_{BUS} \mbox{valid operation prior to} \\ \mbox{completing detection of SDP,} \\ \mbox{CDP, or DCP. Upon detection, all} \\ \mbox{outputs sw itch as in row s above.} \end{array}$	х	Hi-Z	Hi-Z	Hi-Z to LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z		

### Notes:

1. Hi-Z is the internal state of DM\_CON. Since a DCP has been detected, DM\_CON is shorted to DP\_CON externally and DM\_CON is shorted to V<sub>DP\_SRC</sub>.

 Proprietary chargers that leave DP\_CON and DM\_CON floating are detected as SDP. Proprietary chargers that force DP\_CON=2V and DM\_CON=2.7 V (or any other voltages) can be detected as CDP, DCP or SDP depending on the resistances of the resistor dividers on DP\_CON and DM\_CON used to create the voltages on those pins.

# **Functional Description**

### Data Contact Detect (DCD)

DCD relies on the D+ and D- lines being present. DCD waits until the internal timeout (t<sub>DCD TIMEOUT</sub>) has expired in the following cases:

- If a charger does not have a D+ pin on the USB connector
- If the D+ pin is not shorted to D- pin on the connector
- If D+ is pulled up to a supply
- If D+ does not have a sufficient path to ground to defeat a pull-up IDP SRC (10 µA typical) current source.

The FSA831A proceeds with charger detection even though it is unlikely a charger is present. If there is no charger, the algorithm reports an SDP and closes the switch. If a device is pulling D+ HIGH, this voltage presents itself to the USB transceiver or Physical Layer Interface (PHY) block within a System on Chip (SoC) after the switch is closed.

If the DCD timeout was insufficient and the PHY block is so equipped, DCD and the charging algorithm can be repeated in the PHY block. The stipulation is that the total time from  $V_{BUS}$  valid to USB transceiver connection with a 1.5 k $\!\Omega$  pullup to 3.3 V must be one (1) second, per USB 2.0 standards (USB 2.0 connect timing), provided the portable device does not have a dead battery.

A typical PS/2 port (old PC mouse / keyboard port) has a resistive pull-up to V<sub>BUS</sub>. This can cause the DCD to exceed the maximum wait time (t<sub>DCD\_TIMEOUT</sub>) and proceed to charger detection. The likely path through charger detection is classifying the PS/2 port as an SDP port. This results in closing the USB switches, which causes the voltage on the DP CON and DM CON pins to pass through the switch to DP\_HOST and DM\_HOST, respectively. Since voltages on the PS/2 port can go as high as the V<sub>BUS</sub> voltage, the DP\_HOST and DM\_HOST pins can be pulled up to V<sub>BUS</sub>. The USB PHY connected to DP\_HOST and DM\_HOST must be equipped to handle these higher voltages.

### CHG AL N Output and Output Timing

CHG\_AL\_N output indicates that charge is allowed to be drawn from V<sub>BUS</sub> when CHG\_AL\_N is LOW. When FSA831A first powers up and prior to detection, the CHG\_AL\_N pin can follow V<sub>BUS</sub> up to 28 V, which is the absolute maximum V<sub>BUS</sub> voltage allowed. Whenever V<sub>BUS</sub> is at GND, the FSA831A is completely off and the switches and all I/Os are in the Hi-Z state. When  $V_{BUS}$  climbs above the valid  $V_{BUS}$ threshold, detection occurs automatically and CHG DET, SW\_OPEN, and CHG\_AL\_N all simultaneously switch to the states indicated in Table 1 if GOOD\_BAT is HIGH (see Dead Battery Provision description for GOOD\_BAT = LOW).

### **Dead Battery Provision (DBP)**

BC1.2 and USB 2.0 allow a portable device (defined as a device with a battery) with a dead battery to take a maximum of 100 mA from the USB  $V_{BUS}$  line for a maximum of 45 minutes as long as the portable device forces the D+ line to V<sub>DP\_SRC</sub> (0.6 V typical). FSA831A starts detection when V<sub>BUS</sub> crosses the  $V_{\text{BUSVLD}}$  threshold and, if it detects a CDP or SDP and GOOD\_BAT is HIGH, automatically closes the switch and does not force the DP\_CON pin to VDP\_SRC.

Once the charger detection is completed, the FSA831A starts a 30-minute timer and forces the DP\_CON pin to V<sub>DP SRC</sub> until the timer elapses. During the 30 minute period, if GOOD\_BAT is LOW, VDP SRC is applied to DP\_CON and the D+/D- switches are opened, If GOOD\_BAT is HIGH, V<sub>DP SRC</sub> is not applied to DP\_CON and the D+/D- switches are closed, If GOOD\_BAT is LOW when 30 minute timer expires; regardless of whether an SDP, CDP, or DCP was previously detected; the FSA831A removes V<sub>DP SRC</sub> from DP\_CON and forces CHG\_DET LOW and CHG\_AL\_N to Hi-Z (SW\_OPEN remains Hi-Z) To exit this fault condition, remove  $V_{\text{BUS}},$  wait for all the  $V_{\text{BUS}}$  Printed Circuit Board (PCB) capacitance to discharge, and re-apply V<sub>BUS</sub>. Table 1 provides the functionality of the pins when the timer expires.

When GOOD\_BAT is HIGH and the battery is removed from the portable device while V<sub>BUS</sub> is valid, bringing GOOD\_BAT LOW; the FSA831A opens the isolation switches on DP\_CON and DM\_CON and forces the DP\_CON pin to V<sub>DP SRC</sub>. In this scenario, the timer generally expires because the SoC does not have a supply to bring GOOD BAT HIGH unless the battery that was removed is re-inserted within 30 minutes from when the USB plug is inserted.

If an SDP or CDP is inserted with GOOD\_BAT HIGH during the 30-minute timer, then GOOD\_BAT changes to LOW; SW\_OPEN changes to Hi-Z and the counter continues counting until the 30 minutes expires. If GOOD\_BAT then returns to HIGH, SW\_OPEN changes to LOW and finishes out the 30-minute time.

GOOD\_BAT has an internal pull-down resistor to ensure it is LOW when the SoC is powered down. This input is designed to have very low thresholds to interface with low-voltage SoCs driven with 1.2 V supplies.

### **Proprietary Chargers**

Only legitimate USB chargers that force  $V_{\text{DM}\_\text{SRC}}$  (0.6V typical) on DM\_CON when VDP\_SRC is applied to DP\_CON are detected by the FSA831A and cause CHG\_DET signal to be asserted. Any charger that forces a HIGH on both DP\_CON and DM\_CON can be detected as CDP, DCP, or SDP (depending on the resistances of the resistor dividers on DP\_CON and DM\_CON) and used to create the HIGH voltages on those pins. Any charger that lets both DP\_CON and DM\_CON signals float is detected as an SDP and CHG\_DET stays de-asserted. In cases where the proprietary charger is detected as an SDP or CDP, since the switches are closed and access is made from the USB connector D+ and D- lines to the USB PHY block; the chargers can be detected within the PHY if so equipped

### Ground Drops

When a DCP is detected,  $V_{\text{DP}\_\text{SRC}}$  is forced on DP\_CON provided GOOD\_BAT is HIGH or if GOOD\_BAT is LOW and the DBP timer has not expired. For current up to 1.5 A flowing into the V<sub>BUS</sub> and GND lines of the USB cable, this can translate to substantial ground drops that lift the ground of the portable device. This drop adds to the voltage at the DP\_CON pin as seen from the DCP D+ pin. For the maximum ground drop of 375 mV specified in the BC1.2 specification and for the maximum V<sub>DP SRC</sub> of 0.7 V, the

FSA831A — USB2.0 High-Speed (480Mbps) Charger Detector with Isolation Switch

voltage as seen by the DCP would be 1.075 V. Smart DCPs that rely on this voltage detection to determine attach and detach detection need to take this into account.


### **V**<sub>BUS</sub> **Tolerance**

When  $V_{BUS}$  rises, an internal Power On Reset (POR) detects this voltage and prepares the FSA831A for charger detection.

 $V_{BUS}$  voltages up to 28 V can be tolerated by the  $V_{BUS}$  pin.  $V_{BUS}$  can tolerate voltages up to -2 V for cases where a charger is plugged in backwards.

## **Detection Flow**

The flow diagram in Figure 3 shows how the FSA831A achieves battery charger detection consistent with BC1.2.



# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Min.	Max.	Unit
V <sub>BUS</sub>	Voltage from USB Connector				28	V
Vsw	USB Switch I/O Voltage (	DP_CON, DM_CON, DP_HOST, DM_HC	DST)	-0.5	6.0	V
I <sub>SW</sub>	USB Switch Current (DP_CON to DP_HOST, DM_CON to DM_HOST)				+30	mA
V <sub>I/O</sub>	Voltage from GOOD_BAT	CHG_AL_N, CHG_DET and SW_OPE	N VOs	-0.5	6.0	V
V <sub>CA</sub>	Voltage from CHG_AL_N Output				28.0	V
l <sub>i/O</sub>	CHG_AL_N, CHG_DET and SW_OPEN Outputs Sink/Source Current			-5	+5	mA
T <sub>STG</sub>	Storage Temperature Range			-65	+150	°C
TJ	Maximum Junction Temperature				+150	°C
TL	Lead Temperature (Solde	ring, 10 Seconds)			+260	°C
	IEC 61000-4-2 System	USB Pins (DP_CON, DM_CON, V <sub>BUS</sub> )	Air Gap		15	
ESD	120 01000-4-2 0ystem		Contact		8	kV
130	Human Body Model, JEDE	EC JESD22-A114	All Pins		6	ΓV
	Charged Device Model, J	EDEC JESD22-C101	All Pins		1	

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>BUS</sub>	V <sub>BUS</sub> Input HIGH Voltage	4	6	V
V <sub>SW</sub>	Switch I/O Voltage for USB Path	0	3.6	V
T <sub>A</sub>	Operating Temperature	-40	+85	٥C

# FSA831A — USB2.0 High-Speed (480Mbps) Charger Detector with Isolation Switch

# **DC Electrical Characteristics**

Unless otherwise indicated, V<sub>BUS</sub>=4 V to 6 V and T<sub>A</sub>=-40 to +85°C. Typical values are at T<sub>A</sub>=25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Status Out	tputs					<u> </u>
Vонср	Output HIGH Voltage (CHG_DET)	I <sub>OH</sub> =-2 mA	2.0			V
Vol	Output LOW Voltage (CHG_DET, CHG_AL_N, SW_OPEN)	I <sub>OL</sub> =2 mA			0.4	V
tdiff	Skew Betw een Any Output (CHG_DET, CHG_AL_N, SW_OPEN) Sw itching Relative to the Other Outputs Sw itching	I <sub>//O</sub> =±2 mA, CHG_AL_N=20 kΩ to 5 V, SW_OPEN=10 kΩ to 1.8 V			100	ns
V <sub>BUS</sub> Pin						
VBUSVLD	V <sub>BUS</sub> Valid Detection Threshold <sup>(1)</sup>		0.8		4.0	V
BUSIN	V <sub>BUS</sub> Input Leakage	V <sub>BUS</sub> =0 V to 0.8 V			3	μA
<b>I</b> VBUSACT	V <sub>BUS</sub> Active Mode Average Current	USB Path Active, USB Switch Closed After Charger Detection			250	μA
tout	Time from V <sub>BUS</sub> Valid Asserted to CHG_DET, CHG_AL_N and SW_OPEN Outputs Valid	DP_CON pulled down to GND, $15k\Omega$ , all voltages forced on V <sub>BUS</sub> , DP_CON, DM_CON and GND simultaneously			250	ms
Switch Ch	aracteristics		1			<u> </u>
<b>I</b> OFF	Pow er Off Leakage Current	USB Path V <sub>BUS</sub> =0V, V <sub>SW</sub> =0 V or 3.6 V, Figure 5			10	μΑ
Ronusb	High-Speed USB Range Switch On Resistance <sup>(1)</sup>	V <sub>DP_CON</sub> /V <sub>DM_CON</sub> =0V,0.4V; I <sub>ON</sub> =8 mA; Figure 4; V <sub>BUS</sub> =4 V to 6 V		4.5	6.5	Ω
Control In	put					<u> </u>
VIH	Input HIGH Voltage (GOOD_BAT)		1.1			V
VIL	Input LOW Voltage (GOOD_BAT)				0.5	V
R <sub>PD</sub>	Pull Dow n Resistance (GOOD_BAT)		1			MΩ
I <sub>IN</sub>	Input Leakage Current (GOOD_BAT)	V <sub>BUS</sub> =5 V, GOOD_BAT=0 V to 4.4 V			10	μA
IOFF	OFF State Leakage Current (GOOD_BAT)	V <sub>BUS</sub> =0 V, GOOD_BAT=0 V to 4.4 V			10	μA
t <sub>DBP</sub>	Dead Battery Provision (DBP) Timer		15	30	45	min
t <sub>GB</sub>	Time from GOOD_BAT Asserted to SW_OPEN Meet the R <sub>ONUSB</sub> Specification	De-Asserted, Switches Closed and			30	ms
t <sub>DB</sub>	Time from GOOD_BAT De-asserted to SW_OF	PEN Asserted, Switches Opened			65	ms
Battery Ch	harger Detection Parameters from BC1.2 Spe	cification				
Vdat_ref	Data Detect Voltage		0.25		0.40	V
V <sub>DM_SRC</sub>	D- Source Voltage <sup>(2)</sup>		0.5		0.7	V
V <sub>DP_SRC</sub>	D+ Source Voltage <sup>(2)</sup>		0.5		0.7	V
V <sub>LGC</sub>	Logic Threshold		0.8	Ì	2.0	V
IDM_SINK	D- Sink Current		25		175	μA
DP_SINK	D+ Sink Current	25		175	μA	
DP_SRC	Data Contact Detect Current Source				13	μA
tdcd_dbnc	Data Contact Detect Debounce		10			ms
tDCD_TOUT	Time for DCD to Timeout		300	450	900	ms
tvdpsrc_on	D+ Voltage Source On Time		40			ms
	D- Voltage Source On Time		40	1	1	ms

1. Guaranteed by characterization; not production tested.

 The voltage source, V<sub>DP\_SRC</sub> / V<sub>DM\_SRC</sub>, is able to source at least 250 μA when the output voltage is in the specified range. This voltage source should not pull DP\_CON / DM\_CON below 2.2V when DP\_CON / DM\_CON is pulled to a voltage of 3.0 V minimum or 3.6 V maximum with a resistance of 900 Ω minimum or 1575 Ω maximum.

# **AC Electrical Characteristics**

Unless otherwise specified, values are at  $T_A$ =-40 to +85°C; all typical values are for  $V_{CC}$ =3.3 V at  $T_A$ =25°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	Figure
		f=1 MHz, R <sub>T</sub> =50 $\Omega$ , C <sub>L</sub> =0 pF		-78	dB		Figure 7
DM_CON <sup>(3)</sup>	DM_CON <sup>(3)</sup>	f=240 MHz, R <sub>T</sub> =50 $\Omega$ , C <sub>L</sub> =0 pF		-36		uр	i igui e 7
	Off Isolation Rejection Ratio,	f=1 MHz, R <sub>T</sub> =50 $\Omega$ , C <sub>L</sub> =0 pF		-84	dB	Figure 6	
O <sub>IRR</sub> DM_HOST to DM_CON, DP_HOST to DP_CON <sup>(3)</sup>	f=240 MHz, R <sub>T</sub> =50 $\Omega$ , C <sub>L</sub> =0 pF		-34		uВ		
BW	Bandwidth of Switch	R <sub>T</sub> =50 Ω		1.7		GHz	Figure 7

Note:

3. Guaranteed by characterization; not production tested.


# Capacitance


Unless otherwise specified, values are at  $T_A$ =-40 to +85°C.

Symbol	Parameter	Condition	Typical	Unit	Figure
COFF	DP_CON, DM_CON Off Capacitance <sup>(4)</sup>	V <sub>BIAS</sub> =0.2V, f=1MHz	3.2	pF	Figure 8
CON	DP_CON, DM_CON On Capacitance <sup>(4)</sup>	$V_{BIAS}=0.2V, f=1MHz$	5.8	pF	Figure 9

Note:

4. Guaranteed by characterization; not production tested.





**Test Diagrams** 

nΒ

IN

**V**GND

Figure 6. Channel Off Isolation

nB


Capacitance

Meter

f = 1MHz



9



and the logo are trademarks of Semiconductor Components Industries, LLC dba or its subsidiaries in the United States and/or other countries. owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of 's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. reserves the right to make changes without further notice to any products herein. makes no warranty, representation or guarantee regarding the suitability of its products herein. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ."Typical" parameters which may be provided in data sheets and/or specification by customer's technical experts. does not convey any license under its patent rights or the rights of others. products are not designed, intended, or authorized for use as a critical experts. does not convey any license under its patent rights no the right a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use products for any such unintended or unauthorized applications, Buyer shall indemnify and hold and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax : 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative