

Low-Side Reverse Bias / Reverse Polarity Protector

15 mΩ, -20 V

FR015L3EZ

Description

Reverse bias is an increasingly common fault event that may be generated by user error, improperly installed batteries, automotive environments, erroneous connections to third-party chargers, negative "hot plug" transients, inductive transients, and readily available negatively biased rouge USB chargers.

onsemi circuit protection is proud to offer a new type of reverse bias protection devices. The FR devices are low resistance, series switches that, in the event of a reverse bias condition, shut off power and block the negative voltage to help protect downstream circuits.

The FR devices are optimized for the application to offer best in class reverse bias protection and voltage capabilities while minimizing size, series voltage drop, and normal operating power consumption.

In the event of a reverse bias application, FR015L3EZ devices effectively provide a full voltage block and can easily protect -0.3 V rated silicon.

From a power perspective, in normal bias, a 15 m Ω FR device in a 0.1 A application will generate only 1.5 mV of voltage drop or 0.15 mW of power loss. In reverse bias, FR devices dissipate less than 10 μ W in a 3 V reverse bias event. This type of performance is not possible with a diode solution.


Benefits extend beyond the device. Due to low power dissipation, not only is the device small, but heat sinking requirements and cost can be minimized as well.

Features

- Up to -20 V Reverse-Bias Protection
- Nano Seconds of Reverse-Bias Blocking Response Time
- +12 V 24-Hour "Withstand" Rating
- 15 mΩ Typical Series Resistance at 3.0 V
- 18 mΩ Typical Series Resistance at 2.1 V
- Integrated TVS Over Voltage Suppression
- MicroFET 2 x 2 mm Package Size
- USB V_{BUS} Compatible
- This Device is Pb-Free, Halide Free and is RoHS Compliant

Applications

- 3 V+ Battery Operated Systems
- Reverse Battery Protection
- 2 to 5 Cell Alkaline Battery Operated Systems
- USB 1.0, 2.0 and 3.0 Devices
- USB Charging
- Mobile Devices
- Mobile Medical



WDFN6 2x2, 0.65P (MicroFET) CASE 511CZ

MARKING DIAGRAM

&Z&2&K 019L

&Z = Assembly Plant Code&2 = Numeric Date Code

&K = Lot Code

019L = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.

Applications (Continued)

Toys

1

- Any DC Barrel Jack Powered Device
- Any DC Devices subject to Negative Hot Plug or Inductive Transients

DIAGRAMS




Figure 1. Block Diagram





Figure 2. Typical Schematic

PIN CONFIGURATION



MicroFET 2x2 mm

Figure 3. Pin Assignments

PIN DEFINITIONS

Name	Pin	Description
POS	4	The ground of the load circuit to be protected. Current flows into this pin during normal bias operation.
CTL	3	The control pin of the device. A positive voltage on this pin with regard to NEG pin turns the switch on and a negative voltage turns the switch to a high impedance state.
NEG	1, 2, 5, 6	The ground of the input power source. Current flows out of this pin during normal bias operation.

ABSOLUTE MAXIMUM RATINGS (Values are at T_A = 25°C unless otherwise noted)

Symbol	Parameter				Value	Unit
V+ MAX_OP	Steady–State Normal Operating Voltage between CTL and NEG Pins (V_{IN} = V+ $_{MAX_OP}$, I_{IN} = 1.5 A, Switch On)				+8	V
V+ ₂₄	24–Hour Normal Operating Voltage Withstand Capability between CTL and NEG Pins $(V_{IN} = V_{24}, I_{IN} = 1.5 \text{ A}, \text{Switch On})$ (Note 1)				12	
V- MAX_OP	Steady–State Reverse Bias Standoff Voltage between CTL and NEG Pins ($V_{IN} = V_{MAX_OP}$)				-20	
I _{IN}	Input Current		V _{IN} = 3 V, Continuous (No	ote 2) <i>(See Figure 4)</i>	8	Α
T_J	Operating Junction Temperature			150	°C	
P _D	Power Dissipation		T _A = 25°C (Note 2) (See Figure 4)		2.4	W
			T _A = 25°C (Note 2) (See I	igure 5)	0.9	
I _{DIODE_CONT}	Steady-State Diode Continuous Forward Current from POS to NEG					Α
I _{DIODE_PULSE}	Pulsed Diode Forward Current from POS to NEG (300 μs Pulse)				190	
ESD	Electrostatic	Human Body Model, JESD22-A114		2500	V	
	Discharge Capability	Charged Device Model, JESD22-C101			2000	1
		IÉC61000-4-2	POS is Shorted to CTL	Contact	5000	
				Air	7000	
			No External Connection	Contact	300	
			between POS and CTL	Air	3000	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. The V₊₂₄ rating is NOT a survival guarantee. It is a statistically calculated survivability reference point taken on qualification devices, where the predicted failure rate is less than 0.01% at the specified voltage for 24 hours. It is intended to indicate the device's ability to withstand transient events that exceed the recommended operating voltage rating. Specification is based on qualification devices tested using accelerated destructive testing at higher voltages, as well as production pulse testing at the V₊₂₄ level. Production device field life results may vary. Results are also subject to variation based on implementation, environmental considerations, and circuit dynamics. Systems should never be designed with the intent to normally operate at V₊₂₄ levels. Contact onsemi for additional information.
- The device power dissipation and thermal resistance (R_θ) are characterized with device mounted on the following FR4 printed circuit boards, as shown in Figure 4 and Figure 5.



Figure 4. 1 Square Inch of 2-ounce Copper

Figure 5. Minimum Pads of 2-ounce Copper

THERMAL CHARACTERISTICS

Symbol	Parameter		Unit
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 2) (See Figure 4)	60	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 2) (See Figure 5)	150	

ELECTRICAL CHARACTERISTICS (Values are at $T_A = 25$ °C unless otherwise noted)

Symbol	Parameter		Test Condition	Min	Тур	Max	Unit
POSITIVE BIA	S CHARACTERISTICS			•			
R _{ON}	Device Resistance, Switch	n On	V _{IN} = +1.7 V, I _{IN} = 1.5 A	-	22	30	mΩ
			V _{IN} = +2.1 V, I _{IN} = 1.5 A	_	18	25	1
		V	V _{IN} = +3 V, I _{IN} = 1.5 A	-	15	20	1
			V _{IN} = +5 V, I _{IN} = 1.5 A	_	14	19	1
			V _{IN} = +3 V, I _{IN} = 1.5 A, T _J = 125°C	_	22	30	1
V _{ON}	Input Voltage, V _{IN} , at whic V _{POS} , Reaches a Certain Current		I_{IN} = 100 mA, V_{POS} = 50 mV, V_{NEG} = 0 V	0.7	1.0	1.3	٧
ΔV_{ON} / ΔT_{J}	Temperature Coefficient o	f V _{ON}		_	-1.7	-	mV/°C
I _{DIODE_CONT}	Continuous Diode Forwar	d Current	V _{CTL} = V _{POS}	_	-	2	V
V _F	Diode Forward Voltage		V _{CTL} = V _{POS} , I _{DIODE} = 3 A, Pulse width < 300 μs	0.65	0.80	0.95	V
I _{BIAS}	Bias Current Flowing out of Normal Bias Operation	of NEG Pin during	V _{CTL} = 8 V, V _{NEG} = 0 V, No Load	-	-	10	μА
NEGATIVE BIA	AS CHARACTERISTICS						
V- MAX_OP	Reverse Bias Breakdown Voltage Reverse Bias Breakdown Voltage Temperature Coefficient		$I_{IN} = -250 \mu A$, $V_{CTL} = V_{POS} = 0 V$	_	-	-20	V
ΔV - $_{\Delta T_J}$ OP $/$				_	16	-	mV/°C
l-	Leakage Current from NEG to POS in Reverse–Bias Condition		V _{NEG} = 16 V, V _{CTL} = V _{POS} = 0 V	-	-	1	μΑ
t _{RN}	Time to Respond to Nega	tive Bias Condition	V_{NEG} = 2.7 V, V_{CTL} = 0 V, C_{LOAD} = 10 μ F, Reverse Bias Startup Inrush Current = 0.2 A	-	_	50	ns
INTEGRATED	TVS PERFORMANCE			•			
V _Z	Breakdown Voltage @ I _T		I _T = 1 mA	12	13	14.5	V
I _R	Leakage Current from CTL to POS, NEG is Open		V _{CTL} – V _{POS} = 8 V	-	2	10	μΑ
			V _{CTL} – V _{POS} = –8 V	-	-2	-10	
I _{PPM}	Max Pulse Current from	IEC61000-4-5	V _{CTL} > V _{POS}	-	-	0.6	Α
	CTL to POS	8x20 μs Pulse, NEG is Open	V _{CTL} < V _{POS}	-	-	0.4	1
V _C	Clamping Voltage from CTL to POS	·	V _{CTL} > V _{POS}	-	-	15.0	V
			V _{CTL} < V _{POS}	-	-	14.3	
DYNAMIC CHA	ARACTERISTICS			-	-	-	<u> </u>
C _I	Input Capacitance between	n CTL and NEG	$V_{IN} = 3 \text{ V}, V_{NEG} = V_{POS} = 0 \text{ V},$	-	900	-	pF
C _S	Switch Capacitance between POS and NEG		f = 1 MHz	-	133	-	1
C _O	Output Capacitance between	een CTL and POS	1	-	967	-	1
R _C	Control Internal Resistance	e		-	2	-	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified.)




Figure 6. Switch On Resistance vs. Switch Current




Figure 7. Minimum Input Voltage to Turn On Switch vs. Current at 50 mV Switch Voltage Drop




Figure 8. Effective Switch Resistance R_{SW} vs. Input Voltage V_{IN}




Figure 9. Switch On Resistance vs. Junction Temperature at 0.1 A




Figure 10. Switch On Resistance vs. Junction Temperature at 1.5 A




Figure 11. Single-Pulse Maximum Power vs. Time

$\textbf{TYPICAL CHARACTERISTICS} \ (T_J = 25^{\circ}\text{C unless otherwise specified.}) \ (\text{Continued})$




Figure 12. Startup Diode Current vs. Forward Voltage

APPLICATION TEST CONFIGURATIONS




Figure 13. Startup Test Circuit – Normal Bias with FR015L3EZ Device




Figure 14. Startup Test Circuit – Reverse Bias with FR015L3EZ Device

APPLICATION TEST CONFIGURATIONS (Continued)




Figure 15. Startup Test Circuit – No Reverse Polarity Protection

TYPICAL APPLICATION WAVEFORMS




Figure 16. Normal Bias Startup Waveform, V_{IN} = 3 V, V₁ = 3 V, C₁ = 5200 μ F, C₂ = C₃ = 10 μ F, R₁ = R₂ = 33 k Ω , R₃ = 2 Ω




Figure 17. Reverse Bias Startup Waveform, V_{IN} = 3 V, V₁ = 3 V, C₁ = 5200 μ F, C₂ = C₃ = 10 μ F, R₁ = R₂ = 33 $k\Omega$, R₃ = 2 Ω

TYPICAL APPLICATION WAVEFORMS (Continued)




Figure 18. Startup Waveform without FR015L3EZ Device, V_{IN} = 3 V, V₁ = 3 V, C₁ = 5200 μ F, C₂ = C₃ = 10 μ F, R₁ = R₂ = 33 $k\Omega$, R₃ = 2 Ω

APPLICATION INFORMATION

The FR015L3EZ is capable of being turned on at a voltage as low as 1.5V, therefore is especially suitable for low voltage application like AA, AAA or single lithium—ion battery operated devices. The voltage and current waveforms in Figure 16 and Figure 18 are both captured with a 2 Ω load at 3 V input.

When the DC power source is connected to the circuit (refer to Figure 1 and Figure 2), the built-in startup diode initially conducts the current such that the load circuit powers up. Due to the initial diode voltage drop, the FR015L3EZ effectively reduces the peak inrush current of a hot plug event. Under these test conditions, the input inrush current reaches about 19 A peak. While the current flows, the input voltage increases. The speed of this input voltage increase depends on the time constant formed by the load resistance R₃ and load capacitance C₃, assuming the input voltage source holds itself during turn on. The larger the time constant, the slower the input voltage increase. As the input voltage approaches a level equal to the protector's turn-on voltage, V_{ON}, the protector turns on and operates in Low-Resistance Mode as defined by V_{IN} and operating current IIN.

In the event of a negative voltage transient between CTL and NEG, or when the DC power source, V_{IN} , is reversely connected to the circuit, while no residual voltage presents between CTL and POS, the device blocks the flow of current

and holds off the voltage, thereby protecting the load circuit. Figure 17 shows the startup waveforms while a passive load circuit is reversely biased. It can be clearly seen that the output voltage is near 0 or at a level that is harmless to the load circuit.

Figure 18 shows the voltage and current waveforms when no reverse bias protection is implemented. In Figure 16, while the reverse bias protector is present, the input voltage, V_{IN} , and the output voltage, V_O , are separated and look different. When this reverse bias protector is removed, V_{IN} and V_O merge, as shown in Figure 18 as V_{IN} . This V_{IN} is also the voltage applied to the load circuit. It can be seen that, with reverse bias protection, the voltage applied to the load and the current flowing into the load look very much the same as without reverse bias protection.

In Figure 16, negative voltage spikes are seen on $V_{\rm IN}$ and $V_{\rm D}$ before $V_{\rm IN}$ starts to rise from 0; and in both Figures 16 and 18, negative input current is seen after FR015L3EZ is fully turned on. These phenomena are a combined effect of parasitic inductance and all the capacitors in the input voltage control circuit enclosed in the broken line as shown in Figures 13 to 15. This is not a problem as long as the load circuit doesn't see a negative voltage at anytime, which is what the reverse bias protector is meant for. Indeed, we can see from Figures 16 and 18, the output voltage on the load circuit is always equal to or greater than 0 V.

Benefits of Reverse Bias Protection

The most important benefit is, of course, to prevent accidently reverse-biased voltage from damaging the load circuit. Another benefit is that the peak startup inrush current can be reduced. How fast the input voltage rises, the input/output capacitance, the input voltage, and how heavy

the load is determine how much the inrush current can be reduced. In this specific 3 V / 2 A application, for example, the inrush current has been reduced from 24 A to 19 A, a 21% reduction. This can offer a system designer the option of increasing C_3 while keeping "effective" load circuit capacitance down.

ORDERING INFORMATION


Part Number	Operating Temperature Range	Top Mark	Package	Shipping [†]
FR015L3EZT	.3EZT -55°C ~ 125°C		6-Lead, Molded Leadless Package (MLP), Dual, Non-JEDEC, 2 mm Square, Single-Tied DAP (Pb-Free. Halide Free)	3000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





WDFN6 2x2, 0.65P CASE 511CZ ISSUE O


DATE 31 JUL 2016











LAND PATTERN OPT 1

NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC MO-229 REGISTRATION
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

DOCUMENT NUMBER:	98AON13614G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFN6 2X2, 0.65P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales