

# **MOSFET** - Dual, N-Channel, POWERTRENCH®, **SyncFET**<sup>™</sup>

# **FDS6900AS, FDS6900AS-G**

#### **General Description**

The FDS6900AS is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous dc-dc power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6900AS contains two unique 30 V, N-channel, logic level, POWERTRENCH MOSFETs designed to maximize power conversion efficiency.

The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the lowside switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using onsemi's monolithic SyncFET technology.

#### **Features**

- Q2: Optimized to Minimize Conduction Losses Includes SyncFET Schottky Body Diode, 8.2 A, 30 V
  - $R_{DS(on)} = 22 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$
  - $R_{DS(on)} = 28 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$
- Q1: Optimized for Low Switching Losses Low Gate Charge (11 nC typical), 6.9 A, 30 V
  - $R_{DS(on)} = 27 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$
  - $R_{DS(on)} = 34 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$
- 100% R<sub>G</sub> (Gate Resistance) Tested
- These Devices are Pb-Free and are RoHS Compliant

#### **Specifications**


#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Q2 Q1		Units
$V_{DSS}$	Drain-Source Voltage	30	30 30	
$V_{GSS}$	Gate-Source Voltage	±20	±20 ±20	
I <sub>D</sub>	Drain Current - Continuous (Note 1a) - Pulsed	8.2 6.9 30 20		Α
P <sub>D</sub>	Power Dissipation for Dual Operation	1.6 1 0.9		W
	Power Dissipation for Single Operation (Note 1a) (Note 1b) (Note 1c)			
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	–55 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




#### **ELECTRICAL CONNECTION**



Dual N-Channel SyncFet

#### MARKING DIAGRAM



FDS6900AS = Specific Device Code = Assembly Site = Wafer Lot Number 1 YW = Assembly Start Week

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDS6900AS	SOIC8 (Pb-Free)	2,500 / Tape & Reel
FDS6900AS-G	SOIC8 (Pb-Free)	2,500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1

## THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Units	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W	

## **Table 1. ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Тур	Max	Units
OFF CHARA	ACTERISTICS			•	•		
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	Q2	30			V
200		I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	Q1	30			
ΔBV <sub>DSS</sub> / I	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 10 mA, referenced to 25°C	Q2		27		mV/°C
$\Delta T_{J}$		I <sub>D</sub> = 250 μA, referenced to 25°C	Q1		22		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V	Q2			500	μΑ
		, 40	Q1			1	·
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	Q2			±100	nA
			Q1				
ON CHARA	CTERISTICS (Note 2)			•	•	•	
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 1 \text{ mA}$	Q2	1	1.9	3	V
()		$V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1	1	1.9	3	
ΔV <sub>GS(th)</sub> /	Gate to Source Threshold Voltage	I <sub>D</sub> = 10 mA, referenced to 25°C	Q2		-3.2		mV/°C
$\Delta T_J$	Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25°C	Q1		-4.2		
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8.2 A	Q2		17	22	mΩ
20(0)		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8.2 A, T <sub>J</sub> = 125°C		23	36		
		$V_{GS} = 4.5 \text{ V}, I_D = 7.6 \text{ A}$			21	28	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6.9 A	Q1		22	27	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6.9 A, T <sub>J</sub> = 125°C			30	38	
		$V_{GS} = 4.5 \text{ V}, I_D = 6.2 \text{ A}$			27	34	
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V	Q2	30			Α
. ,			Q1	20			
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 8.2 A	Q2		25		S
		V <sub>DS</sub> = 5 V, I <sub>D</sub> = 6.9 A	Q1		21		
DYNAMIC C	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	Q2		570		pF
			Q1		600		
C <sub>oss</sub>	Output Capacitance	1	Q2		180		pF
	' '		Q1		150		
C <sub>rss</sub>	Reverse Transfer Capacitance	1	Q2		70		pF
			Q1		70		
$R_{G}$	Gate Resistance		Q2		2.8	4.9	Ω
			Q1		2.2	3.8	
SWITCHING	CHARACTERISTICS (Note 2)						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A, V <sub>GS</sub> = 10 V,	Q2		10	19	ns
۵(۵۱۱)	<u> </u>	$R_{GEN} = 6 \Omega$	Q1		9	18	
t <sub>r</sub>	Turn-On Rise Time	1	Q2		5	10	ns
			Q1		4	8	
t <sub>d(off)</sub>	Turn-Off Delay Time	1	Q2		26	42	ns
u(OII)	ĺ		Q1		23	32	
t <sub>f</sub>	Turn-Off Fall Time	1	Q2		3	6	ns
1	I	1	Q1	I	3	6	1


Table 1. ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Conditions	Type	Min	Тур	Max	Units
SWITCHIN	G CHARACTERISTICS (Note 2)						•
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD}$ = 15 V, $I_{D}$ = 1 A, $V_{GS}$ = 4.5 V, $R_{GEN}$ = 6 $\Omega$	Q2 Q1		11 10	20 19	ns
t <sub>r</sub>	Turn-On Rise Time		Q2 Q1		15 9	27 18	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		Q2 Q1		16 14	29 25	ns
t <sub>f</sub>	Turn-Off Fall Time		Q2 Q1		6 4	12 8	ns
Q <sub>g(TOT)</sub>	Total Gate Charge at V <sub>GS</sub> = 10 V	Q2: V <sub>DS</sub> = 15 V, I <sub>D</sub> = 8.2 A Q1: V <sub>DS</sub> = 15 V, I <sub>D</sub> = 6.9 A	Q2 Q1		10 11	15 15	nC
Qg	Total Gate Charge at V <sub>GS</sub> = 5 V		Q2 Q1		5.8 6.1	8.2 8.5	nC
$Q_{gs}$	Gate-Source Charge		Q2 Q1		1.6 1.7		nC
$Q_{gd}$	Gate-Drain Charge		Q2 Q1		2.1 2.2		nC
DRAIN-SO	URCE DIODE CHARACTERISTICS AN	ID MAXIMUM RATINGS			•		
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		Q2 Q1			2.3 1.3	Α
T <sub>rr</sub>	Reverse Recovery Time	$I_F = 8.2 \text{ A}, d_{iF}/d_t = 300 \text{ A}/\mu\text{s}$	Q2		15		ns
Q <sub>rr</sub>	Reverse Recovery Charge	(Note 3)			6		nC
T <sub>rr</sub>	Reverse Recovery Time	$I_F = 6.9 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$	Q1		19		ns
Q <sub>rr</sub>	Reverse Recovery Charge	(Note 3)			10		nC
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0V$ , $I_S = 2.3$ A (Note 2) $V_{GS} = 0V$ , $I_S = 5$ A (Note 2) $V_{GS} = 0V$ , $I_S = 1.3$ A (Note 2)	Q2 Q2 Q1		0.6 0.7 0.7	0.7 1.0 1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1. R<sub>6,IA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 78°C/W when mounted on a 0.5 in<sup>2</sup> pad of 2 oz copper.



b. 125°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2 oz copper.

c. 135°C/W when mounted on a minimum pad

- 2. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
- 3. See "SyncFET Schottky body diode characteristics" below.

#### **TYPICAL CHARACTERISTICS: Q2**




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

## TYPICAL CHARACTERISTICS: Q2 (Continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

#### **TYPICAL CHARACTERISTICS: Q1**




Figure 12. On-Region Characteristics




Figure 14. On–Resistance Variation with Temperature




Figure 16. Transfer Characteristics




Figure 13. On-Resistance Variation with Drain Current and Gate Voltage




Figure 15. On–Resistance Variation with Gate–to–Source Voltage




Figure 17. Body Diode Forward Voltage Variation with Source Current and Temperature

## TYPICAL CHARACTERISTICS: Q1 (Continued)




Figure 18. Gate Charge Characteristics




Figure 19. Capacitance Characteristics




Figure 20. Maximum Safe Operating Area




Figure 21. Single Pulse Maximum Power Dissipation




Figure 22. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

#### TYPICAL CHARACTERISTICS (Continued)

## **SyncFET Schottky Body Diode Characteristics**

**onsemi**'s SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 23 shows the reverse recovery characteristic of the FDS6900AS.




Figure 23. FDS6900AS SyncFET Body Diode Reverse Recovery Characteristics

For comparison purposes, Figure 24 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6690).




Figure 24. Non-SyncFET (FDS6690) Body Diode Reverse Recovery Characteristics

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 25. SyncFET Body Diode Reverse Leakage versus Drain-Source Voltage and Temperature

## TYPICAL CHARACTERISTICS (Continued)




Figure 26. Unclamped Inductive Load Test Circuit




Figure 27. Unclamped Inductive Waveforms




Figure 28. Gate Charge Test Circuit




Figure 29. Gate Charge Waveform




Figure 30. Switching Time Test Circuit




Figure 31. Switching Time Waveform

POWERTRENCH is a registered trademark and SyncFET is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



## CASE 751EB **ISSUE A DATE 24 AUG 2017** ·4.90±0.10 → -0.65(0.635)В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M) LAND PATTERN RECOMMENDATION В SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.43) \times 45^{\circ}$ R0.10 GAGE PLANE OPTION B - NO BEVEL EDGE R0.10-0.25 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. **SEATING PLANE** C) DIMENSIONS DO NOT INCLUDE MOLD 0.65±0.25 FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M (1.04)**DETAIL** À SCALE: 2:1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON13735G

SOIC8

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DESCRIPTION:** 

SOIC8

PAGE 1 OF 1

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales