
Onsemi

MOSFET – N-Channel, **Shielded Gate, POWERTRENCH[®] 150 V, 62 A, 12.4 m**Ω



FDMS86255

Description


This N-Channel MOSFET is produced using onsemi advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 12.4 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 10 \text{ A}$
- Max $R_{DS(on)} = 15.5 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 8 \text{ A}$
- Advanced Package and Silicon Combination for Low R_{DS(on)} and High Efficiency
- Next Generation Enhanced Body Diode Technology, Engineered for Soft Recovery
- MSL1 Robust Package Design
- 100% UIL Tested
- RoHS Compliant
- These Device is Halogen Free

Applications

- OringFET / Load Switching
- Synchronous Rectification
- DC-DC Conversion



MARKING DIAGRAM



= Logo

\$Y

&K

- &Z = Assembly Location &3
 - = Date Code (Year and Week)
 - = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

MOSFET MAXIMUM RATINGS T_{A} = 25 $^{\circ}\mathrm{C}$ unless otherwise noted

Symbol	Parameter	Rating	Unit
V _{DS}	Drain to Source Voltage	150	V
V_{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current Continuous, $T_C = 25^{\circ}C$	62	А
	Continuous, T _A = 25°C (Note 1a)	10	
	Pulsed (Note 4)	271	
E _{AS}	Single Pulse Avalanche Energy (Note 3)	541	mJ
PD	Power Dissipation, $T_C = 25^{\circ}C$	113	W
	Power Dissipation, $T_A = 25^{\circ}C$ (Note 1a)	2.7	
T _{J,} T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Rating	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	45	

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHAR	ACTERISTICS	·				
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	150	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 µA, referenced to 25°C	-	109	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 120 V, V _{GS} = 0 V	-	-	1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20$ V, $V_{DS} = 0$ V	-	-	±100	nA
ON CHARA	CTERISTICS	·				
VGS(th)	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$	2.0	3.0	4.0	V
$\Delta VGS(th) \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, referenced to 25°C	-	-11	-	mV/°C
R _{DS(ON)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 10 A	-	9.5	12.4	mΩ
		V _{GS} = 6 V, I _D = 8 A	-	11.5	15.5	
		V _{GS} = 10 V, I _D = 10 A, T _J = 125°C	-	19	25	
9 FS	Forward Transconductance	V _{DS} = 5 V, I _D = 10 A	-	35	-	S
DYNAMIC (CHARACTERISTICS					
C _{ISS}	Input Capacitance	$V_{DS} = 75 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$	-	3200	4480	pF
C _{OOS}	Output Capacitance	f = 1 MHz	-	291	410	pF
Crss	Reverse Transfer Capacitance	1	-	11	20	pF
R _g	Gate Resistance		0.1	0.7	2.1	Ω
SWITCHING		·	•	-	-	-
	T O D I T		-	1	1	T

t _{d(on)}	Turn-On Delay Time		V_{DD} = 75 V, I_D = 10 A, V_{GS} = 10 V, R_{GEN} = 6 Ω		21	34	ns
tr	Rise Time	$V_{GS} = 10 V, R_{GEN} = 0$			4.5	10	ns
t _{d(off)}	Turn-Off Delay Time				28	45	ns
t _f	Fall Time				6.2	12	ns
Qg	Total Gate Charge	V_{GS} = 0 V to 10 V	V _{DD} = 75 V,	-	45	63	nC
Qg	Total Gate Charge	$V_{GS} = 0 V \text{ to } 6 V$	$V_{GS} = 0 V \text{ to } 6 V$ $I_D = 10 A$		29	41	nC


ELECTRICAL CHARACTERISTICS (continued) $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
SWITCHING CHARACTERISTICS							
Qgs	Gate to Source Charge		-	14	-	nC	
Qgd	Gate to Drain "Miller" Charge		_	8.8	_	nC	
DRAIN-SOURCE DIODE CHARACTERISTICS							
Ven	Source to Drain Diode Forward	Voo = 0 V Io = 1 9 A (Note 2)	_	0.7	12	V	

V_{SD}	Source to Drain Diode Forward	V _{GS} = 0 V, I _S = 1.9 A (Note 2)	-	0.7	1.2	V
	Voltage	V _{GS} = 0 V, I _S = 10 A (Note 2)	-	0.8	1.3	
t _{rr}	Reverse Recovery Time	$I_F = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	87	139	ns
Q _{rr}	Reverse Recovery Charge		-	165	264	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. R_{0JA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0JC} is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 45°C/W when mounted on a 1 in²



pad of 2 oz copper.







b. 115°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < $300 \ \mu$ s, Duty cycle < 2.0%. 3. E_{AS} of 541 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 19 A, V_{DD} = 150 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 60 A. 4. Pulse Id refers to Figure.11 Forward Bias Safe Operation Area.

TYPICAL CHARACTERISTICS T_J = 25°C unless otherwise noted







TYPICAL CHARACTERISTICS (continued) $T_J = 25^{\circ}C$ unless otherwise noted





Figure 13. Transient Thermal Response Curve

ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Shipping [†]
FDMS86255	FDMS86255	PQFN8 (Halogen Free)	13"	12 mm	3000 / Tape and Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

onsemi





NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.

DATE 25 JUN 2021


- CONTROLLING DIMENSION: MILLIMETERS
 COPLANARITY APPLIES TO THE EXPOSED
- PADS AS WELL AS THE TERMINALS.4. DIMENSIONS D1 AND E1 DO NOT INCLUDE
- MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
 SEATING PLANE IS DEFINED BY THE
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.





SIDE VIEW

BOTTOM VIEW



LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13657G Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION: PQFN8 5X6, 1.27P PAGE 1 OF							
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.							

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>