

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild <a href="general-regarding-numbers-n

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

July 2013



FDMS3660AS

PowerTrench® Power Stage

Asymmetric Dual N-Channel MOSFET

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 8 m Ω at V_{GS} = 10 V, I_D = 13 A
- Max $r_{DS(on)}$ = 11 m Ω at V_{GS} = 4.5 V, I_D = 11 A

Q2: N-Channel


- Max $r_{DS(on)}$ = 1.8 m Ω at V_{GS} = 10 V, I_D = 30 A
- \blacksquare Max $r_{DS(on)}$ = 2.2 m Ω at V_{GS} = 4.5 V, I_D = 27 A
- Low inductance packaging shortens rise/fall times, resulting in lower switching losses
- MOSFET integration enables optimum layout for lower circuit inductance and reduced switch node ringing
- RoHS Compliant


General Description

This device includes two specialized N-Channel MOSFETs in a dual PQFN package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFETTM (Q2) have been designed to provide optimal power efficiency.

Applications

- Computing
- Communications
- General Purpose Point of Load
- Notebook VCORE





MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V_{DS}	Drain to Source Voltage		30	30	V
V_{GS}	Gate to Source Voltage	(Note 3)	±20	±12	V
	Drain Current -Continuous	T _C = 25 °C	56	130	
I _D	-Continuous	T _A = 25 °C	13 ^{1a}	30 ^{1b}	Α
	-Pulsed	(Note 4)	70	140	
E _{AS}	Single Pulse Avalanche Energy		73 ⁵	150 ⁶	mJ
D	Power Dissipation for Single Operation	T _A = 25 °C	2.2 ^{1a}	2.5 ^{1b}	W
P_{D}	Power Dissipation for Single Operation	T _A = 25 °C	1.0 ^{1c}	1.0 ^{1d}	_ vv
T_J, T_{STG}	Operating and Storage Junction Temperature Range		-55 to	+150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	57 ^{1a}	50 ^{1b}	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	125 ^{1c}	120 ^{1d}	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.5	2.2	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
27CF 32CD	FDMS3660AS	Power 56	13 "	12 mm	3000 units

Electrical Characteristics $T_J = 25 \, ^{\circ}\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions 1		Min	Тур	Max	Units
Off Chara	cteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = 1 mA, V_{GS} = 0 V$	Q1 Q2	30 30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C I_D = 10 mA, referenced to 25 °C	Q1 Q2		16 29		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	Q1 Q2			1 500	μ Α μ Α
I _{GSS}	Gate to Source Leakage Current	V _{GS} = 20 V, V _{DS} = 0 V V _{GS} = 12 V, V _{DS} = 0 V	Q1 Q2			100 100	nA nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$ $V_{GS} = V_{DS}, I_D = 1 mA$	Q1 Q2	1.1 1.2	2.0 1.5	2.7 2.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C I_D = 10 mA, referenced to 25 °C	Q1 Q2		-6 -3		mV/°C
	Drain to Source On Resistance	V _{GS} = 10 V, I _D = 13 A V _{GS} = 4.5 V, I _D = 11 A V _{GS} = 10 V, I _D = 13 A, T _J = 125 °C	Q1		5.9 8.5 7.9	8 11 11	mO
r _{DS(on)}	Dialit to Source Off Resistance	V_{GS} = 10 V, I_{D} = 30 A V_{GS} = 4.5 V, I_{D} = 27 A V_{GS} = 10 V, I_{D} = 30 A , T_{J} = 125 °C	Q2		1.2 1.5 1.8	1.8 2.2 2.7	mΩ
g _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 13 \text{ A}$ $V_{DS} = 5 \text{ V}, I_{D} = 30 \text{ A}$	Q1 Q2		173 240		S

Dynamic Characteristics

C _{iss}	Input Capacitance	Q1: V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHZ	Q1 Q2		1485 4150	2230 6225	pF
C _{oss}	Output Capacitance	Q2:	Q1 Q2		397 1195	595 1795	pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$	Q1 Q2		37 117	70 245	pF
R _g	Gate Resistance		Q1 Q2	0.1 0.1	1.6 1.0	3.2 2.0	Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time			Q1 Q2	9 12	17 22	ns
t _r	Rise Time	Q1: V _{DD} = 15 V, I _D = 13	$8 \text{ A}, \text{ R}_{GEN} = 6 \Omega$	Q1 Q2	3 5	10 10	ns
t _{d(off)}	Turn-Off Delay Time	Q2: V _{DD} = 15 V, I _D = 30) A Roow = 6 O	Q1 Q2	21 38	33 60	ns
t _f	Fall Time	VDD = 10 V, ID = 30 A, NGEN = 032		Q1 Q2	3 5	10 10	ns
Qg	Total Gate Charge	V _{GS} = 0 V to 10 V		Q1 Q2	21 64	30 90	nC
Qg	Total Gate Charge	V _{GS} = 0 V to 4.5 V	V _{DD} = 15 V, I _D = 13 A	Q1 Q2	10 30	13 43	nC
Q _{gs}	Gate to Source Gate Charge		Q2: V _{DD} = 15 V,	Q1 Q2	4.5 9		nC
Q _{gd}	Gate to Drain "Miller" Charge		I _D = 30 A	Q1 Q2	2.0 9		nC

Electrical Characteristics $T_J = 25$ °C unless otherwise noted


Parameter

Drain-S	Source Diode Characteristics						
.,		$V_{GS} = 0 \text{ V}, I_{S} = 13 \text{ A}$	(Note 2)	Q1	0.84	1.2	
	Source to Drain Diade, Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 2 \text{ A}$	(Note 2)	Q1	0.74	1.2	V
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 30 \text{ A}$	(Note 2)	Q2	0.77	1.2	V
		$V_{GS} = 0 V, I_{S} = 2 A$	(Note 2)	Q2	0.48	1.2	
+	Reverse Recovery Time	Q1:		Q1	25	40	no
۱rr	Reverse Recovery Time	$I_F = 13 \text{ A}, \text{ di/dt} = 100 \text{ A/}$	μs	Q2	33	53	ns
0	Davieres Dassier Chares	Q2:		Q1	9	18	-0
Q_{rr}	Reverse Recovery Charge	$I_F = 30 \text{ A}, \text{ di/dt} = 300 \text{ A/}$	μS	Q2	41	66	nC


Test Conditions

Symbol

 $1.R_{0,JA}$ is determined with the device mounted on a 1 in 2 pad 2 oz copper pad on a 1.5×1.5 in. board of FR-4 material. $R_{0,JC}$ is guaranteed by design while $R_{0,CA}$ is determined by the user's board design.



a. 57 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 50 °C/W when mounted on a 1 in² pad of 2 oz copper

Туре

Min


Тур

Max

Units



c. 125 °C/W when mounted on a minimum pad of 2 oz copper



d. 120 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 2. Pulse Violar Sourity, Surjust cycle \times 2.0%.
 3. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied with the negative Vgs rating.
 4. Pulsed Id limited by junction temperature, td<=100 μ S, please refer to SOA curve for more details.
 5. E_{AS} of 73 mJ is based on starting T_J = 25 °C; N-ch: L = 3 mH, I_{AS} = 7 A, V_{DD} = 30 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 23 A.
 6. E_{AS} of 150 mJ is based on starting T_J = 25 °C; N-ch: L = 3 mH, I_{AS} = 10 A, V_{DD} = 30 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 31 A.

Typical Characteristics (Q1 N-Channel) T_J = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q1 N-Channel) T_J = 25 °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) T_J = 25 °C unless otherwise noted




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unlenss otherwise noted




Figure 14. On-Region Characteristics




Figure 16. Normalized On-Resistance vs Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 17. On-Resistance vs Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unless otherwise noted




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs Drain to Source Voltage




Figure 23. Maximun Continuous Drain Current vs Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unless otherwise noted




Figure 26. Junction-to-Ambient Transient Thermal Response Curve

Typical Characteristics (continued)

SyncFETTM Schottky body diode Characteristics

Fairchild's SyncFETTM process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDMS3660AS.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. FDMS3660AS SyncFETTM Body Diode Reverse Recovery Characteristic








Figure 28. SyncFETTM Body Diode Reverse Leakage Versus Drain-Source Voltage










RECOMMENDED LAND PATTERN FOR SAWN / PUNCHED TYPE





BOTTOM VIEW
OPTION - A (SAWN TYPE)





OPTION - B (PUNCHED TYPE)

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative