

MOSFET – Dual, N-Channel, POWERTRENCH®

40 V, 98 A, 2.6 mohm

FDMD8240L

Description


This device includes two 40 V N-Channel MOSFETs in a dual Power (3.3 mm X 5 mm) package. HS source and LS Drain are internally connected for half/full bridge, low source inductance package, low $R_{DS(on)}/Qg$ FOM silicon.

Features

- Max $R_{DS(on)} = 2.6 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 23 \text{ A}$
- Max $R_{DS(on)} = 3.95 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 19 \text{ A}$
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability
- This Device is Pb-Free, Halide-Free and is RoHS Compliant

Applications


- Synchronous Buck : Primary Switch of Half / Full Bridge Converter for Telecom
- Motor Bridge: Primary Switch of Half / Full bridge Converter for BLDC Motor
- MV POL: Synchronous Buck Switch



MARKING DIAGRAM

ZXYYKK FDMD 8240L

Z = Assembly Plant Code
XYY = Date Code (Year &Week)
KK = Lot Traceability Code
FDMD8240L = Specific Device Code



ORDERING INFORMATION

Device	Package	Shipping [†]
FDMD8240L	PQFN12 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1

MOSFET MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter			Ratings	Unit
V _{DS}	Drain to Source Voltage			40	V
V _{GS}	Gate to Source Voltage			±20	V
I _D	Drain Current	Continuous	T _C = 25°C (Note 5)	98	А
		Continuous	T _C = 100°C (Note 5)	62]
		Continuous	T _A = 25°C (Note 1a)	23	
		Pulsed (Note 4)	-	464	
E _{AS}	Single Pulse Avalanche Energy	(Note 3)	·	216	mJ
P_{D}	Power Dissipation $T_{C} = 25^{\circ}C$ Power Dissipation $T_{A} = 25^{\circ}C$ (Note 1a)		42	W	
			2.1	1	
T _J , T _{STG}	Operating and Storage Junction	Temperature Range	·	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	3.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	60	

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
OFF CHARA	OFF CHARACTERISTICS						
BV _{DSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	40	-	-	V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25°C	-	23	-	mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 32 \text{ V}, V_{GS} = 0 \text{ V}$	-	_	1	μΑ	
I _{GSS}	Gate-to-Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	_	±100	nA	
ON CHARAC	CTERISTICS						
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \; \mu A$	1.0	2.0	3.0	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate-to-Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C	-	-6	-	mV/°C	
R _{DS(on)}	Static Drain-to-Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 23 \text{ A}$	-	2.0	2.6	mΩ	
	On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 19 \text{ A}$	-	3.2	3.95		
		$V_{GS} = 10 \text{ V}, I_D = 23 \text{ A}, T_J = 125^{\circ}\text{C}$	-	3.0	3.9		
9FS	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_D = 23 \text{ A}$	-	107	-	S	
DYNAMIC C	HARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	3020	4230	pF	
C _{oss}	Output Capacitance		-	876	1230		
C _{rss}	Reverse Transfer Capacitance		-	33	52		
R_g	Gate Resistance		0.1	2.8	6	Ω	


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
WITCHING	CHARACTERISTICS	•				
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 20 \text{ V}, I_D = 23 \text{ A}, V_{GS} = 10 \text{ V},$	-	12	22	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	8	16	
t _{d(off)}	Turn-Off Delay Time		-	36	58	
t _f	Fall Time		-	9	18	
Q _{g(tot)}	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 20 \text{ V}, I_D = 23 \text{ A}$	-	40	56	nC
	Total Gate Charge	$V_{GS} = 0 \text{ V to 5 V}, V_{DD} = 20 \text{ V}, I_D = 23 \text{ A}$	-	21	30	
Q _{gs}	Gate-to-Source Charge	V _{DD} = 20 V, I _D = 23 A	-	9	-	
Q_{gd}	Gate-to-Drain "Miller" Charge	V _{DD} = 20 V, I _D = 23 A	_	5	-	1


V_{SD}	Source-to-Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 23 A (Note 2)	-	8.0	1.3	V
	voitage	V _{GS} = 0 V, I _S = 1.6 A (Note 2)	_	0.7	1.2	
t _{rr}	Reverse Recovery Time	I _F = 23 A, di/dt = 100 A/μs	_	41	65	ns
Q_{rr}	Reverse Recovery Charge		-	21	32	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. $R_{\theta,JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 \times 1.5 in. board of FR-4 material. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 60°C/W when mounted on a 1 in² pad of 2 oz copper



b) 130°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%. 3. E_{AS} of 216 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 12 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 37 A. 4. Pulsed Id please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 1. On-Region Characteristics




Figure 2. Normalized On–Resistance vs.
Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs. Junction Temperature




Figure 4. On-Resistance vs.

Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 13. Junction-to-Case Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





В

2

12

TOP VIEW

FRONT VIEW

ս ս սիս ս ս

(2X)

Α

□ 0.10 C

SEE

DETAIL 'A'

0.10(M) C A B

0.05(M) C

E2



0.10 C

PIN#1

INDICATOR

(4X)

E3-


(4X)


PQFN12 3.3X5, 0.65P CASE 483BN **ISSUE A**

DATE 26 AUG 2021

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MO-240, VARIATION BA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.





DIM	M	ILLIMET	ERS
Diivi	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80
A1	0.00	-	0.05
A3	().20 REF	
b	0.27	0.32	0.37
D	4.90	5.00	5.10
D2	1.92	2.04	2.14
E	3.20	3.30	3.40
E2	1.24	1.34	1.44
E3	0.10	0.20	0.30
е	(0.65 BSC	;
e/2	().325 BS	С
k	().53 REF	•
k1	0.36 REF		
k2	().52 REF	
L	0.44	0.54	0.64
Z	0.72 REF		

(12X) b (12X)	LAND PATTERN RECOMMENDATION
BOTTOM VIEW	*FOR ADDITIONAL INFORMATION ON OUI PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13670G	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PQFN12 3.3X5, 0.65P		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales