

# **MOSFET** – Dual N-Channel, POWERTRENCH®

40 V, 12 A, 10 m $\Omega$ 

# **FDMC8030**

#### **General Description**

This device includes two 40 V N-Channel MOSFETs in a dual Power 33 (3 mm x 3 mm MLP) package. The package is enhanced for exceptional thermal performance.

#### **Features**

- Max  $r_{DS(on)} = 10 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 12 \text{ A}$
- Max  $r_{DS(on)} = 14 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 10 \text{ A}$
- Max  $r_{DS(on)} = 28 \text{ m}\Omega$  at  $V_{GS} = 3.2 \text{ V}$ ,  $I_D = 4 \text{ A}$
- This Device is Pb-Free and is RoHS Compliant


### **Applications**


- Battery Protection
- Load Switching
- · Point of Load

# MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Units	
VDS	Drain to Source Voltage	40	V	
Vgs	Gate to Source Voltage (Note 4)		±12	V
I <sub>D</sub>	Drain Current – Continuous $T_A = 25^{\circ}C$ (No. 1) – Pulsed	Note 1a)	12 50	Α
Eas	Single Pulse Avalanche Energy (N	Note 3)	21	mJ
P <sub>D</sub>	Power Dissipation T <sub>C</sub> = 25°C		14	W
. 0	Power Dissipation $T_A = 25^{\circ}C$ (N	Note 1a)	1.9	
TJ, TSTG	Operating and Storage Junction Tempe Range	-55 to +150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.





Power 33

WDFN8 3x3, 0.65P CASE 511DG

# MARKING DIAGRAM

\$Y&Z&2&K FDMC 8030

 \$Y
 = onsemi Logo

 &Z
 = Assembly Plant Code

 &2
 = Numeric Date Code

 &K
 = Lot Code

 FDMC8030
 = Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Rating	Units
$R_{ heta JC}$	Thermal Resistance, Junction to Case	9.0	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	65	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	155	

# PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Shipping <sup>†</sup>
FDMC8030	FDMC8030	WDFN8 3x3, 0.65P, Power 33 (Pb-Free)	3000 units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Parameter	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
FF CHARA	CTERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu\text{A},  V_{GS} = 0  \text{V}$	40			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C		19		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 32 V, V <sub>GS</sub> = 0 V			1	μА
I <sub>GSS</sub>	Gate to Source Leakage Current, Forward	V <sub>GS</sub> = 12 V, V <sub>DS</sub> = 0 V			100	nA
N CHARAC	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	1.5	2.8	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C		-5		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A		8	10	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A		10	14	1
		V <sub>GS</sub> = 3.2 V, I <sub>D</sub> = 4 A		19	28	1
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A, T <sub>J</sub> = 125°C		13	16	1
9FS	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 12 A		57		S
YNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V f = 1 MHz		1462	1975	pF
C <sub>oss</sub>	Output Capacitance			321	430	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			20	30	pF
$R_g$	Gate Resistance			0.9	2.5	Ω
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 12 A		7	13	ns
t <sub>r</sub>	Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		3	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			19	33	ns
t <sub>f</sub>	Fall Time			3	10	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS}$ = 0 V to 10 V, $V_{DD}$ = 20 V, $I_D$ = 12 A		21	30	nC
	Total Gate Charge	$V_{GS} = 0 \text{ V to 5 V}, V_{DD} = 20 \text{ V}, I_D = 12 \text{ A}$		12	17	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 20 V		2.8		nC
Q <sub>gd</sub> Gate to Drain "Miller" Charge		I <sub>D</sub> = 12 A		2.5		nC


# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted) (continued)

Parameter	Test Conditions	Symbol		Тур.	Max.	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS						
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 12 \text{ A}$ (Note	2)	0.83	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 12 A, di/dt = 100 A/μs		25	40	ns
Q <sub>rr</sub>	Reverse Recovery Charge			9	18	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3.  $E_{AS}$  of 21 mJ is based on starting  $T_J$  = 25°C, L = 0.3 mH,  $I_{AS}$  = 12 A,  $V_{DD}$  = 36 V,  $V_{GS}$  = 10 V. 100% tested at L = 3 mH,  $I_{AS}$  = 5 A. 4. As an N-ch device, the negative  $V_{GS}$  rating is for low duty cycle pulse occurrence only. No continuous rating is implied.

#### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics






Figure 9. Unclamped Inductive **Switching Capability** 



 $V_{DS}$ , DRAIN TO SOURCE VOLTAGE (V)

Figure 8. Capacitance vs Drain to Source Voltage



V<sub>DS</sub>, DRAIN to SOURCE VOLTAGE (V)

Figure 10. Forward Bias Safe **Operating Area** 




Figure 11. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 






Figure 12. Transient Thermal Response Curve


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


#### WDFN8 3x3, 0.65P CASE 511DG ISSUE A


**DATE 12 FEB 2019** 











For additional information on our Pb-Free strategy and soldering details, please download the IIN Semiconductor Soldering and Mounting Techniques Reference Manual, SILDERRH/D.

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION 6 APPLIES TO PLATED TERMINALS AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	0.70	0.75	0.80	
A1	0.00		0.05	
A3	ĺ	0.20 REF	-	
ھ	0.30	0.35	0.40	
p2	1.65 REF			
D	2.90	3.00	3.10	
D2	2.45	2.50	2.55	
E	2.90	3.00	3.10	
E2	1.40	1.50	1.60	
e	0.65 BSC			
К	0.25			
K2	0.35 REF			
L	0.27	0.32	0.37	
L2	0.163 REF			

# GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code A = Assembly Location

Y = Year WW = Work Week ■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13623G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3x3, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales