

Notes:

1: Current is limited by bondwire configuration.


2: Starting  $T_J = 25^{\circ}$ C,  $L = 40\mu$ H,  $I_{AS} = 80$ A,  $V_{DD} = 40$ V during inductor charging and  $V_{DD} = 0$ V during time in avalanche.


3: R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design, while R<sub>0JA</sub> is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2oz copper.


## Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD9407L	FDD9407L-F085	D-PAK(TO-252)	13"	16mm	2500units

Symbol	Parameter	Tes	Min.	Тур.	Max.	Units	
Off Cha	racteristics						
B <sub>VDSS</sub>	Drain-to-Source Breakdown Voltage	I <sub>D</sub> = 250μA,	V <sub>GS</sub> = 0V	40	-	-	V
	Desire to Deserve London and Deserve	V <sub>DS</sub> =40V,		-	-	1	μA
DSS	Drain-to-Source Leakage Current	$V_{GS} = 0V$	$T_{\rm J} = 175^{\rm o}C$ (Note 4)	-	-	1	mA
GSS	Gate-to-Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA
On Cha	racteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250μA		1	1.8	3	V
- 65(iii)		I <sub>D</sub> = 80A, V <sub>C</sub>	-	1.9	2.4	mΩ	
R <sub>DS(on)</sub> Di	Drain to Source On Resistance	I <sub>D</sub> = 80A,		- (	1.4	1.7	mΩ
		V <sub>GS</sub> = 10V	$T_{\rm J}$ = 175°C (Note 4)	-	2.4	2.9	mΩ
Dynami	ic Characteristics					10	F
C <sub>iss</sub>	Input Capacitance			-	6700	<u>.                                    </u>	pF
C <sub>oss</sub>	Output Capacitance	— V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz			1640	-	pF
Crss	Reverse Transfer Capacitance			68	-	pF	
Ra	Gate Resistance	V <sub>GS</sub> = 0.5V,	$\mathcal{O}$	2.1	1.	Ω	
Q <sub>g(ToT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 to 1	- 6	96	125	nC	
$Q_{g(th)}$	Threshold Gate Charge	$V_{GS} = 0$ to 2	$\frac{0V}{V} = 32V$ $I_D = 80A$	-0-	12	<u> </u>	nC
$Q_{gs}$	Gate-to-Source Gate Charge		2. 1/2	0.	18	-	nC
ຊ <sub>gd</sub>	Gate-to-Drain "Miller" Charge		NEI-JI		15	-	nC
Switchi	ng Characteristics	ON	1, 10, 11				
on	Turn-On Time			-	-	68	ns
d(on)	Turn-On Delay	THEO.		-	17	-	ns
r	Rise Time	V <sub>DD</sub> = 20V,	-	35	-	ns	
d(off)	Turn-Off Delay	$V_{GS} = 10V, R_{GEN} = 6\Omega$		-	58	-	ns
f	Fall Time		-	-	21	-	ns
off	Turn-Off Time	<u>s</u> r.	-	-	104	ns	
Drain-S	ource Diode Characteristics						
		I <sub>SD</sub> = 80A, \	/ <sub>GS</sub> = 0V	-	-	1.25	V
/ <sub>SD</sub>	Source-to-Drain Diode Voltage	I <sub>SD</sub> = 40A, \		-	-	1.2	V
rr	Reverse-Recovery Time	V <sub>DD</sub> = 32V,	I <sub>F</sub> = 80A,	-	82	107	ns
2 <sub>m</sub>	Reverse-Recovery Charge	$dI_{SD}/dt = 100A/\mu s$		-	106	138	nC
ote:							
	kimum value is specified by design at $T_{J}$ = 175	5°C. Product is n	ot tested to this condition	in produc	tion.		







A Protection of the protection

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent\_Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor roducts, "typical" parameters which may be provided in ON Semiconductor dates the sets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal inj

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative