ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari



ON Semiconductor® FDD3682-F085 N-Channel PowerTrench® MOSFET 100V, 32A, 36mΩ

Features


- $r_{DS(ON)} = 32m\Omega$ (Typ.), $V_{GS} = 10V$, $I_D = 32A$
- $Q_g(tot) = 18.5nC (Typ.), V_{GS} = 10V$
- Low Miller Charge
- Low Q_{RR} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- Qualified to AEC Q101
- RoHS Compliant

The second secon

Applications

- DC/DC converters and Off-Line UPS
- Distributed Power Architectures and VRMs
- Primary Switch for 24V and 48V Systems
- High Voltage Synchronous Rectifier
- Direct Injection / Diesel Injection System
- 42V Automotive Load Control
- Electronic Valve Train System

Formerly developmental type 82755





MOSFET Maximum Ratings $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Ratings	Units	
V _{DSS}	Drain to Source Voltage	100	V	
V _{GS}	Gate to Source Voltage	±20	V	
I _D	Drain Current			
	Continuous (T _C = 25° C, V _{GS} = 10V)	32	A	
	Continuous (T _C = 100° C, V _{GS} = 10 V)	23	A	
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, $R_{\theta JA} = 52^{\circ}C/W$)	5.5	A	
	Pulsed	Figure 4	A	
E _{AS}	Single Pulse Avalanche Energy (Note 1)	55	mJ	
P _D	Power dissipation	95	W	
	Derate above 25°C	0.63	W/ºC	
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C	

Thermal Characteristics


$R_{ extsf{ heta}JC}$	Thermal Resistance Junction to Case TO-252	1.58	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient TO-252	100	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	°C/W


This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/

All ON Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.


Device	Marking	Device	Package	Reel Size	Таре	Width	Qua	ntity
FDD3682 FDD3682-F085			TO-252AA 330mm		16mm		2500 units	
Electric	al Char	acteristics T _C = 25°C	unless otherwise	e noted				
Symbol Parameter		Test Conditions		Min	Тур	Max	Units	
Off Chara	cteristic	S						
B _{VDSS}	Drain to S	Source Breakdown Voltage	I _D = 250μA, V	$V_{GS} = 0V$	100	-	-	V
	Zero Gate Voltage Drain Current		$V_{\rm DS} = 80V$		-	-	1	
IDSS			$V_{GS} = 0V$	$T_{\rm C} = 150^{\rm o}{\rm C}$	-	-	250	μA
I _{GSS}	Gate to S	ource Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA
On Chara	ctoristic	6						
	-			- 25004	2	-	4	V
V _{GS(TH)}	Gale IO 3	ource Threshold Voltage	$V_{GS} = V_{DS}, I$ $I_{D} = 32A, V_{G}$		-	0.032	0.036	v
			$I_{\rm D} = 0274, V_{\rm G}$ $I_{\rm D} = 16A, V_{\rm G}$		-	0.002	0.060	Ω
r _{DS(ON)}	Drain to S	Source On Resistance	$I_{\rm D} = 32$ A, V _G					
			$T_{\rm C} = 175^{\rm o}{\rm C}$	· ·	- 0.080 0.0		0.090	
Dynamic	Characte	aristics						
	-		-			1250		~ [
C _{ISS}	Input Cap	apacitance	V _{DS} = 25V, \	/ _{GS} = 0V,	-	1250	-	pF pF
C _{OSS} C _{RSS}		Transfer Capacitance	f = 1MHz			45	-	pF
Q _{g(TOT)}		e Charge at 10V	$V_{GS} = 0V$ to	10V	-	18.5	28	nC
$Q_{g(TH)}$	-	d Gate Charge		2V V _{DD} = 50V	-	2.4	3.6	nC
Q _{gs}	-	ource Gate Charge	65	$I_{\rm D} = 32A$	-	6.5	-	nC
Q _{gs2}		rge Threshold to Plateau		$I_g = 1.0 \text{mA}$	-	4.1	-	nC
Q _{gd}	Gate to D	to Drain "Miller" Charge			-	4.6	-	nC
Rocistivo	Switchir	ng Characteristics (V	-10)/()					
	Turn-On	-	GS = 10V	i	-	-	83	-
t _{on}		Delay Time			-	9	- 03	ns ns
t _r	Rise Time		 	- 324	-	46	_	ns
t _{d(OFF)}				$R_{GS} = 16\Omega$	-	24	-	ns
t _f	Fall Time					26	-	ns
t _{OFF}	Turn-Off	Turn-Off Time				-	75	ns
			I					
Drain-Sol		de Characteristics						
V _{SD}	Source to	Drain Diode Voltage	$I_{SD} = 32A$		-	-	1.25	V V
	Povorco	Recovery Time	$I_{SD} = 16A$	_{SD} /dt = 100A/μs	-	-	1.0 55	
		Recovery Charge	-	_{SD} /dt = 100A/μs _{SD} /dt = 100A/μs	-	-	92	ns nC
t _{rr} Q _{RR}	110001001	Coovery onlarge	SD = 02N, a	SD/01 = 100/ (µs			52	110


FDD3682-F085 N-Channel PowerTrench® MOSFET





www.onsemi.com





nsemi.com 6

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeter square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
(EQ. 2)


Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
(EQ. 3)


Area in Centimeters Squared







П SABER Electrical Model REV Jun 2002 template FDD3682 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl=2.4e-12,rs=4.4e-3,trs1=2.0e-3,trs2=4.5e-7,cjo=9e-10,m=0.58,tt=2.9e-8,xti=4.0) dp..model dbreakmod = (rs=0.6.trs1=1.4e-3.trs2=-5e-5)dp..model dplcapmod = (cjo=2.7e-10,isl=10e-30,nl=10,m=0.56) m..model mstrongmod = (type=_n,vto=4.16,kp=32,is=1e-30, tox=1) m..model mmedmod = $(type=_n, vto=3.48, kp=2.7, is=1e-30, tox=1)$ m..model mweakmod = (type=_n,vto=2.96,kp=0.068,is=1e-30, tox=1,rs=0.1) sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-5,voff=-2) I DRAIN sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2,voff=-5) DPLCAP 5 DRAIN sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.4,voff=0.3) -11 10 sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.3,voff=-0.4) RLDRAIN c.ca n12 n8 = 4e-10ERSLC1 c.cb n15 n14 = 6e-10 51 RSLC2 ₹ c.cin n6 n8 = 1.22e-9 Ð ISCI dp.dbody n7 n5 = model=dbodymod DBREAK 50 dp.dbreak n5 n11 = model=dbreakmod RDRAIN <u>6</u> 8 dp.dplcap n10 n5 = model=dplcapmod FSG 11 T DBODY EVTHRES 16 spe.ebreak n11 n7 n17 n18 = 112 19 4 MWEAK I GATE EVTEMP spe.eds n14 n8 n5 n8 = 1 RGATE GATE \mathbf{m} spe.egs n13 n8 n6 n8 = 1 <u>18</u> 22 EBREAK 9 -20 spe.esg n6 n10 n6 n8 = 1 MSTRO RLGATE spe.evthres n6 n21 n19 n8 = 1 I SOURCE CIN spe.evtemp n20 n6 n18 n22 = 1 SOURCE 8 • \sim RSOURCE i.it n8 n17 = 1 RLSOURCE S1A S2A l.lgate n1 n9 = 4.88e-9 RBREAK <u>13</u> 8 <u>14</u> 13 I.ldrain n2 n5 = 1.0e-9 17 18 l.lsource n3 n7 = 2.24e-9 ₹RVTEMP o S2B S1B 13 СВ 19 res.rlgate n1 n9 = 48.8 CA IT (4) 14 res.rldrain n2 n5 = 10 VBAT res.rlsource n3 n7 = 22.4 6 EGS EDS 8 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u 22 m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u RVTHRES m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=1.1e-3,tc2=-1.1e-8 res.rdrain n50 n16 = 10.5e-3, tc1=1.5e-2,tc2=4e-5 res.rgate n9 n20 = 1.8res.rslc1 n5 n51 = 1.0e-6, tc1=3.0e-3,tc2=2.9e-6 res.rslc2 n5 n50 = 1.0e3 res.rsource n8 n7 = 11.9e-3, tc1=1e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-3.9e-3,tc2=-1.4e-5 res.rvtemp n18 n19 = 1, tc1=-3.5e-3,tc2=1.3e-6 sw vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/70))** 2.5)) }



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative