

ON Semiconductor®

FDB3672-F085


N-Channel PowerTrench® MOSFET 100V, 44A, 28m Ω


Features

- $r_{DS(ON)} = 24m\Omega$ (Typ.), $V_{GS} = 10V$, $I_D = 44A$
- $Q_q(tot) = 24nC (Typ.), V_{GS} = 10V$
- Low Miller Charge
- · Low Q_{RR} Body Diode
- · Optimized efficiency at high frequencies
- UIS Capability (Single Pulse and Repetitive Pulse)
- Qualified to AEC Q101
- RoHS Compliant

Applications

- DC/DC converters and Colline Ui
- Distributed P er Arc' tectu and VRMs
- Primary S on 1, 24V c 48V Systems
 High following inchanges Routifier
- L \ct II., on / Di +sel Injection Systems
- 42 v Automotive Load Control
- Electronic Valve Trail Cystems





MO: FE i Maximum Fatings To 25°C unless otherwise noted

ymbol	Parameter	Ratings	Units
V _{DS9}	Drain to Source Volt 100	100	V
V _{G3}	Gate to Source (ol.age	±20	V
<u> </u>	Drain Current		
	Continuous ($T_C = 25^{\circ}$ C, $V_{GS} = 10V$)	44	Α
I_D	Continuous ($T_C = 100^{\circ}$ C, $V_{GS} = 10V$)	31	А
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, $R_{\theta JA} = 43^{\circ}C/W$)	7.2	А
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	120	mJ
В	Power dissipation	120	W
P_{D}	Derate above 25°C	0.8	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-263	1.25	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263 (Note 2)	62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263, 1in ² copper pad area	43	°C/W

Package	Marking	and	Ordering	Information
---------	---------	-----	----------	-------------

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDB3672	FDB3672-F085	TO-263AB	330mm	24mm	800 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Characteristics							
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	-	-	V	
1	Zero Gate Voltage Drain Current	V _{DS} = 80V	-	-	1	^	
DSS	Zero Gate voltage Diam Current	$V_{GS} = 0V$ $T_C = 150^{\circ}C$	-	-	250	μΑ	
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V$	-	-	_ 3	nA	

On Characteristics

$V_{GS(TH)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250\mu A$	
r _{DS(ON)}	Drain to Source On Resistance	$I_D = 44A, V_{GS} = 10V$	0.02 0.028
		$I_D = 21A, V_{GS} = 6V,$	J31 0.047 Ω
		I _D =44A, V _{GS} =10V 7,=1 OC	0.054 0 068

Dynamic Characteristics

C _{ISS}	Input Capacitance	1710	(1)-	N.F
C _{OSS}	Output Capacitance S = 25 V _{GS} 0V,	24 7	-	ÞF
C _{RSS}	Reverse Transfer Capacitance -	52	(-)	pF
$Q_{g(TOT)}$	Total Gate Charge at 10V V _{GS} = V to 10V	24	31	nC
$Q_{g(TH)}$	Threshold Gate Charge $V_{GS} = 0V \text{ to } 2V V_{DD} = 56V$	3.5	4.5	nC
Q_{gs}	Gate to Source Gat Sila.	11	1	nC
Q _{gs2}	Gate Charge Thre old to P eau g = 1 0mA	7.2	-	nC
Q_{gd}	Gate to P Mille Charge	4.5	1	nC

Resistive Switch ag Ch. acteristics (VGS = 17V)

t _{ON}	Turn-On .	-	-	104	ns
t _{d(ON)}	ni-c Delay Time	-	11	-	ns
	Pise 7 , Ie $V_{DD} = 50V$, $I_D = 44A$	-	59	-	ns
t _{d(Oi}	Turn-Off Delay Time $V_{GS} = 10V$, $R_{GS} = 11.0\Omega$	-	26	-	ns
t _f	Fall Time	-	44	-	ns
JE.	TurOff Time	-	-	104	ns

Drain-Source Diode Characteristics

	Source to Drain Diode Voltage	I _{SD} = 44A	-	-	1.25	V
SD	Source to Brain Diode Voltage	I _{SD} = 21A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 44A$, $dI_{SD}/dt = 100A/\mu s$	-	-	52	ns
Q _{RR}	Reverse Recovered Charge	$I_{SD} = 44A$, $dI_{SD}/dt = 100A/\mu s$	-	-	80	nC

Notes: 1: Starting $T_J = 25^{\circ}C$, L = 0.6mH, $I_{AS} = 20A$. 2: Pulse Width = 100s

Typical Characteristics $T_C = 25$ °C unless otherwise noted






Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Ma. num ontil as Drain Current vs `ase`) nperature




Figure 3. Normalized Harmoum Transient Thermal Impedance




Figure 4. Peak Current Capability

Typical Characteristics T_C = 25°C unless otherwise noted




Figure 5. Forward Bias Safe Operating Area




Figure 6. Inclame of the auctive Switching Cr. ability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs Drain Current




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature








Figure 11. Normalized Gate Threshold Voltage vs **Junction Temperature**



Nor. lize ain to Source ltage 3 Junction Temperature Figure Breakd vn







Figure 14. Gate Charge Waveforms for Constant **Gate Currents**

Test Circuits and Waveforms








Figure 15. Unclamped Energy Test Circuit


Figure 10 Uncla pec agy Waveterms





ur Gate Charge Test Circuit

Figure 18. Gate Charge Waveforms






Figure 19. Switching Time Test Circuit


Figure 20. Switching Time Waveforms


Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta,JA}$ (°C/W) must be reviewed to ensure that $T_{\mbox{\scriptsize JM}}$ is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:





- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state application, in our width, ine duty cycle and the transient the mal results the part, the board and the environment hey are

ON Semiconductor provides information to the de ner's preliminary application assist evaluation. .gu. e 21 defines the Roman the size as a function of the top coppe 'component de) area. This is for a l'orizontally

pition. FR-1 box with 10z copper after 1000 seconds of s dy the power with no air flow. This graph provides the ne isset information for calculation of the stendy state iunctic tempe ature or power dissipation. Pulse riutions can be evaluated using the ON suniconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal imperance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.


$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Inches Squared


$$R_{\theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared





SABER Electrical Model REV May 2004 template FDB3672 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl=1.0e-11,nl=1.05,rs=3.7e-3,trs1=2.5e-3,trs2=1.0e-6,cjo=1.2e-9,m=0.58,tt=3.75e-8,xti=4.0) dp..model dbreakmod = (rs=15,trs1=4.0e-3,trs2=-5.0e-6) dp..model dplcapmod = (cjo=3.8e-10,isl=10.0e-30,nl=10,m=0.60) $m..model mmedmod = (type=_n,vto=3.6,kp=3,is=1e-40, tox=1)$ m..model mstrongmod = (type=_n,vto=4.3,kp=59,is=1e-30, tox=1) m..model mstrongriou = (type=_11,vto=-1.01,pt=-25,to=1.01), m..model mweakmod = (type=_n,vto=3.09,kp=0.05,is=1e-30, tox=1,rs=0.1) LDRAIN DRAIN sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-5.0,voff=-3.5) sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3.5,voff=-5.0) 10 RLDRAIN sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.5,voff=0.3) ≸RSLC1 sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.3,voff=-0.5) RSLC2 ≸ c.ca n12 n8 = 5.8e-10c.cb n15 n14 = 6.8e-10 ISCI c.cin n6 n8 = 1.6e-9**KEAK** dp.dbody n7 n5 = model=dbodymod **≷**RDRAIN 6 11 ESG dp.dbreak n5 n11 = model=dbreakmod DBC DY **EVTHRES** dp.dplcap n10 n5 = model=dplcapmod 19 MW₁ **LGATE EVTEMP** spe.ebreak n11 n7 n17 n18 = 105 GATE 18 22 EBREAK ME spe.eds n14 n8 n5 n8 = 1 20 RLGATE TRO spe.egs n13 n8 n6 n8 = 1 L'SC YRCE spe.esg n6 n10 n6 n8 = 1 ÌΝ SOUPE spe.evthres n6 n21 n19 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 RSOURCE RLSOURCE i.it n8 n17 = 1**KBREAK** I.lgate n1 n9 = 95.6e-9I.ldrain n2 n5 = 1.0e-9 RVTEMP I.Isource n3 n7 = 4.45e-9res.rlgate n1 n9 = 9.56 VBAT res.rldrain n2 n5 = 10 res.rlsource n3 n7 = 44 **RVTHRES** del- nedmod, i-fü, w=1u m.mmed n1/ ,o no n8 = m.mmed n17 to n3 n8 = neamod, 1-10, w=1u m.mstrong 8 n0 8 = model=mstrol gmod, l=1u w=1u m.mw. n1c....n8 = model=r.iweakinod, l=1u, w=1u - 1, tc1=9.0e-4,tc2=-1 Je-7 eak res.ru n = 6.06 - 2, c1 = 11.06 - 3.tc.? = 5.0e - 5res.rga n9 n20 = 1.5n5 n51 = 1.0e-6, tc1=3.0e-3,tc2=1.0c-6 es.re¹ .c2 n5 nt 0 = 1.0e3 res.rsource n3 ...7 = 9.5e-3, .c1 =4.0e-3,tc2=1, be-6 res.r/inres n22 n8 = 1, $t_1 = 3.5e^{-3} t_2 = -1.5e^{-5}$ rss.rv.emp n18 n19 = 1, tc1=-4 te-3 tc2=1.5e-6sw_v csp.s1a n6 n12 n13 n8 - model=s1amod sw_vcsp.s1b n13 n12 n1 \(\frac{1}{2}\) n3 = model=s1bmod sw_vcsp.s2a n6 n15 n1 + n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl (v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/98))**3))





ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative