ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari


ON


FDB035AN06A0

N-Channel PowerTrench[®] MOSFET 60 V, 80 A, 3.5 m Ω

Features

- + ${\sf R}_{{\sf DS}({\sf on})}$ = 3.2 m Ω (Typ.) @ V_{{\sf GS}} = 10 V, ${\sf I}_{{\sf D}}$ = 80 A
- $Q_{G(tot)}$ = 95 nC (Typ.) @ V_{GS} = 10 V
- Low Miller Charge
- Low Q_{rr} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- Formerly developmental type 82584





· Synchronous Rectification for ATX / Server / Telecom PSU

Motor drives and Uninterruptible Power Supplies

MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	FDB035AN06A0	Unit	
V _{DSS}	Drain to Source Voltage	60	V	
V _{GS}	Gate to Source Voltage	±20	V	
Ι _D	Drain Current			
	Continuous (T _C < 153°C, V _{GS} = 10V)	80	А	
	Continuous (T_{amb} = 25°C, V_{GS} = 10V, with $R_{\theta JA}$ = 43°C/W)	22	A	
	Pulsed	Figure 4	Α	
E _{AS}	Single Pulse Avalanche Energy (Note 1)	625	mJ	
P _D	Power dissipation	310	W	
	Derate above 25°C	2.07	W/ºC	
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C	

Applications

Battery Protection Circuit


Thermal Characteristics


$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction to Case, Max.	0.48	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient, Max. (Note 2)	62	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient, 1in ² copper pad area, Max.	43	°C/W

©2002 Semiconductor Components Industries, LLC. September-2017, Rev.3


Device MarkingDeviceFDB035AN06A0FDB035AN06A0		g Device Package Reel Size		Reel Size	Tape Width		Quantity 800 units	
		D ² -PAK	D ² -PAK 330 mm		nm			
Electric	al Char	acteristics T _C = 25°C	C unless otherwi	se noted				
Symbol		Parameter	Test	Conditions	Min	Тур	Мах	Unit
Off Chara	oteristic	\$						
B _{VDSS}	1	ource Breakdown Voltage	$l_{p} = 250 \mu A$	$V_{00} = 0 V$	60	-	_	V
0 1055		-	$I_D = 250\mu A, V_{GS} = 0V$ $V_{DS} = 50V$		-	-	1	
I _{DSS}	Zero Gate	Voltage Drain Current	$V_{GS} = 0V$	T _C = 150 ^o C	-	-	250	μA
I _{GSS}	Gate to So	ource Leakage Current	V _{GS} = ±20V		-	-	±100	nA
On Chara	ctoristics					·	·	
V _{GS(TH)}	1	ource Threshold Voltage	V _{GS} = V _{DS} ,	I _D = 250µA	2	-	4	V
•GS(TH)			$I_{\rm D} = 80$ A, V ₀		-	0.0032	0.0035	
_	Desire to C		$I_{\rm D} = 40$ A, V ₀		-	0.0044	0.0066	~
r _{DS(ON)}	Drain to S	Drain to Source On Resistance		_{3S} = 10V,	-	0.0065	0.0071	Ω
Dynamic	Characte	pristics				·	· · · ·	
C _{ISS}	Input Capa				-	6400	-	pF
C _{OSS}	Output Ca			$V_{\rm DS} = 25V, V_{\rm GS} = 0V,$		1123	-	pF
C _{RSS}	-	ransfer Capacitance	f = 1MHz		-	367	-	pF
Q _{g(TOT)}	Total Gate	Charge at 10V	V _{GS} = 0V to	10V		95	124	nC
Q _{g(TH)}		Gate Charge		2V _{VDD} = 30V	-	12	15	nC
Q _{gs}	Gate to So	ource Gate Charge		I _D = 80A	-	30	-	nC
Q _{gs2}	Gate Chai	rge Threshold to Plateau		I _g = 1.0mA	-	18	-	nC
Q _{gd}	Gate to Di	rain "Miller" Charge			-	24	-	nC
Switching	Charact	teristics (V _{GS} = 10V)						
t _{ON}	Turn-On T				-	-	163	ns
t _{d(ON)}	Turn-On D	elay Time			-	15	-	ns
t _r	Rise Time	1	V _{DD} = 30V,		-	93	-	ns
t _{d(OFF)}	Turn-Off D	elay Time	V _{GS} = 10V,	R _{GS} = 2.4Ω	-	38	-	ns
t _f	Fall Time				-	13	-	ns
t _{OFF}	Turn-Off T	ïme			-	-	75	ns
Drain-Sou	urce Diod	le Characteristics						
V _{SD}	Source to	Drain Diode Voltage	I _{SD} = 80A		-	-	1.25	V
55			$I_{SD} = 40A$	11 /dt = 400A/	-	-	1.0	V
4	Reverse F	Recovery Time Recovered Charge		II _{SD} /dt = 100A/μs II _{SD} /dt = 100A/μs	-	-	38 39	ns nC
t _{rr} Q _{RR}	Devience							


FDB035AN06A0 — N-Channel PowerTrench® MOSFET





www.onsemi.com





www.onsemi.com

6

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21


defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\Theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Inches Squared


$R_{\Theta JA} =$	26.51 +	$\frac{128}{(1.69 + Area)}$	(EQ. 3)
			Area in Centimeters Squared





www.onsemi.com

SABER Electrical Model



SPICE Thermal Model

REV 23 July 4, 2002

FDB035AN06A0T

CTHERM1 TH 6 6.45e-3 CTHERM2 6 5 3e-2 CTHERM3 5 4 1.4e-2 CTHERM4 4 3 1.65e-2 CTHERM5 3 2 4.85e-2 CTHERM6 2 TL 1e-1


RTHERM1 TH 6 3.24e-3 RTHERM2 6 5 8.08e-3 RTHERM3 5 4 2.28e-2 RTHERM4 4 3 1e-1 RTHERM5 3 2 1.1e-1 RTHERM6 2 TL 1.4e-1

SABER Thermal Model


SABER thermal model FDB035AN06A0T template thermal_model th tl thermal_c th, tl


ctherm.ctherm1 th 6 =6.45e-3 ctherm.ctherm2 6 5 =3e-2 ctherm.ctherm3 5 4 =1.4e-2 ctherm.ctherm4 4 3 =1.65e-2 ctherm.ctherm5 2 =4.85e-2 ctherm.ctherm6 2 tl =1e-1

rtherm.rtherm1 th 6 =3.24e-3 rtherm.rtherm2 6 5 =8.08e-3 rtherm.rtherm3 5 4 =2.28e-2 rtherm.rtherm4 3 =1e-1rtherm.rtherm5 3 2 =1.1e-1 rtherm.rtherm6 2 tl=1.4e-1



FDB035AN06A0 — N-Channel PowerTrench® MOSFET





Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specif-ically the warranty therein, which covers ON Semiconductor products.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative