# **MOSFET** - N-Channel, **SUPERFET II, FRFET**

600 V, 37 A, 104 m $\Omega$ 

## FCH104N60F-F085

## **Description**

SUPERFET® II MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This technology is tailored to minimize conduction loss, provide superior switching performance, dv/dt rate and higher avalanche energy. Consequently SUPERFET II is very well suited for the Soft switching and Hard Switching topologies like High Voltage Full Bridge and Half Bridge DC-DC, Interleaved Boost PFC, Boost PFC for HEV-EV automotive.

SUPERFET II FRFET® MOSFET's optimized body diode reverse recovery performance can remove additional component and improve system reliability.

#### **Features**

- Typical  $R_{DS(on)} = 91 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 18.5 \text{ A}$
- Typical  $Q_{g(tot)} = 109 \text{ nC}$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 18.5 \text{ A}$
- UIS Capability
- Qualified to AEC Q101 and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

#### **Applications**


- Automotive On Board Charger
- Automotive DC/DC Converter for HEV




## ON Semiconductor®

#### www.onsemi.com

| V <sub>DSS</sub> | R <sub>DS(ON)</sub> MAX | I <sub>D</sub> MAX |
|------------------|-------------------------|--------------------|
| 600 V            | 104 m $\Omega$          | 37 A               |




**N-Channel MOSFET** 



TO-247 CASE 340CK

## **MARKING DIAGRAM**



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Data Code (Year & Week)

&K = Lot Code

FCH104N60F = Specific Device Code

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

## **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C, unless otherwise specified)

| Symbol                            | Parameter   | Ratings     | Unit |
|-----------------------------------|---|-------------|------|
| $V_{DSS}$                         | Drain to Source Voltage   | 600         | V    |
| $V_{GS}$                          | Gate to Source Voltage  | ±20         | V    |
| I <sub>D</sub>                    | Drain Current – Continuous ( $V_{GS}$ = 10) (Note 1) $T_{C}$ = 25°C $T_{C}$ = 100°C | 37<br>24    | Α    |
|                                   | Pulsed Drain Current  | See Fig. 4  |      |
| E <sub>AS</sub>                   | Single Pulsed Avalanche Rating (Note 2)   | 809         | mJ   |
| dv/dt                             | MOSFET dv/dt  | 100         | V/ns |
|                                   | Peak Diode Recovery dv/dt (Note 3)  | 50          |      |
| $P_{D}$                           | Power Dissipation   | 357         | W    |
|                                   | Derate Above 25°C   | 2.85        | W/°C |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Temperature   | -55 to +150 | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Current is limited by bondwire configuration.
   Starting T<sub>J</sub> = 25°C, L = 35 mH, I<sub>AS</sub> = 6.8 A, V<sub>DD</sub> = 100 V during inductor charging and V<sub>DD</sub> = 0 V during time in avalanche.
   I<sub>SD</sub> ≤ 18.5 A, di/dt ≤ 200 A/μs, V<sub>DD</sub> ≤ 380 V, starting T<sub>J</sub> = 25°C.
   R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design, while R<sub>θJA</sub> is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.

#### THERMAL CHARACTERISTICS

| Symbol         | Parameter                                       | Ratings | Unit |
|----------------|---|---------|------|
| $R_{	hetaJC}$  | Maximum Thermal Resistance, Junction to Case    | 0.35    | °C/W |
| $R_{	heta JA}$ | Maximum Thermal Resistance, Junction to Ambient | 40      |      |

## PACKAGE MARKING AND ORDERING INFORMATION

| Device Device Marking |            | Package | Reel Size | Tape Width | Quantity |
|-----------------------|------------|---------|-----------|------------|----------|
| FCH104N60F-F085       | FCH104N60F | TO-247  | 1         | -          | 30       |


## **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

| Symbol              | Parameter   | Test Conditions  | Min | Тур  | Max  | Unit |
|---------------------|---|--|-----|------|------|------|
| OFF CHARAC          | TERISTICS   |  |     | •    |      |      |
| BV <sub>DSS</sub>   | Drain to Source Breakdown Voltage                 | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$  | 600 | -    | _    | V    |
| I <sub>DSS</sub>    | Drain to Source Leakage Current                   | V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 25°C                | -   | -    | 10   | μΑ   |
|                     |   | $V_{DS} = 600 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 150^{\circ}\text{C}$ (Note 5) | =   | -    | 1    | mA   |
| I <sub>GSS</sub>    | Gate to Source Leakage Current                    | V <sub>GS</sub> = ±20 V  | _   | -    | ±100 | nA   |
| ON CHARACT          | TERISTICS   |  |     |      |      |      |
| V <sub>GS(th)</sub> | Gate to Source Threshold Voltage                  | $V_{GS}=V_{DS},\ I_D=250\ \mu A$   | 3   | 4    | 5    | V    |
| r <sub>DS(on)</sub> | Drain to Source On Resistance                     | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 18.5 A, T <sub>J</sub> = 25°C               | -   | 91   | 104  | mΩ   |
|                     | V <sub>GS</sub> = 10 V, I <sub>D</sub> = (Note 5) |  | -   | 217  | 275  | mΩ   |
| DYNAMIC CH          | ARACTERISTICS                                     |  |     |      |      |      |
| C <sub>iss</sub>    | Input Capacitance                                 | V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, f = 1 MHz                            | -   | 4302 | _    | pF   |
| C <sub>oss</sub>    | Output Capacitance                                |  | _   | 134  | -    | pF   |
| C <sub>rss</sub>    | Reverse Transfer Capacitance                      |  | _   | 1.7  | -    | pF   |
| Rg                  | Gate Resistance                                   | f = 1 MHz  | -   | 0.49 | -    | Ω    |
| $Q_{g(TOT)}$        | Total Gate Charge                                 | $V_{DD} = 380 \text{ V}, I_D = 18.5 \text{ A}, V_{GS} = 10 \text{ V}$                | -   | 109  | 139  | nC   |
| Q <sub>g(th)</sub>  | Threshold Gate Charge                             |  | -   | 8    | 11   | nC   |
| $Q_{gs}$            | Gate to Source Gate Charge                        |  | -   | 23   | _    | nC   |
| $Q_{gd}$            | Gate to Drain "Miller" Charge                     |  | 1   | 46   | -    | nC   |
| SWITCHING O         | CHARACTERISTICS                                   |  |     |      |      |      |
| t <sub>on</sub>     | Turn-On Time                                      | $V_{DD} = 380 \text{ V}, I_D = 18.5 \text{ A},$                                      | İ   | 58   | 78   | ns   |
| t <sub>d(on)</sub>  | Turn-On Delay Time                                | $V_{GS}$ = 10 V, $R_{G}$ = 4.7 $\Omega$  | İ   | 35   | _    | ns   |
| t <sub>r</sub>      | Rise Time   |  | İ   | 23   | _    | ns   |
| t <sub>d(off)</sub> | Turn-Off Delay Time                               |  | İ   | 94   | _    | ns   |
| t <sub>f</sub>      | Fall Time   |  | -   | 5    | _    | ns   |
| t <sub>off</sub>    | Turn-Off Time                                     |  | -   | 98   | 131  | ns   |
| DRAIN-SOUF          | RCE DIODE CHARACTERISTICS                         |  |     |      |      |      |
| $V_{SD}$            | Source to Drain Diode Voltage                     | I <sub>SD</sub> = 18.5 A, V <sub>GS</sub> = 0 V                                      | -   | -    | 1.2  | V    |
| T <sub>rr</sub>     | Reverse Recovery Time                             | I <sub>F</sub> = 18.5 A, dI <sub>SD</sub> /dt = 100 A/μs                             | ı   | 162  | -    | ns   |
| Q <sub>rr</sub>     | Reverse Recovery Charge                           | V <sub>DD</sub> = 480 V  | _   | 1223 | -    | nC   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. The maximum value is specified by design at T<sub>J</sub> = 150°C. Product is not tested to this condition in production.

#### **TYPICAL CHARACTERISTICS**



50 V<sub>GS</sub> = 10 V V<sub>GS</sub> = 10 V V<sub>GS</sub> = 10 V V<sub>GS</sub> = 10 V 10 0 25 50 75 100 125 150 T<sub>C</sub>, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

## TYPICAL CHARACTERISTICS (continued)




Figure 5. Forward Bias Safe Operating Area




Figure 6. Transfer Characteristics




Figure 7. Forward Diode Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. R<sub>DSON</sub> vs. Gate Voltage

#### TYPICAL CHARACTERISTICS (continued)




Figure 11. Normalized R<sub>DSON</sub> vs. Junction Temperature




Figure 12. Normalized Gate Threshold Voltage vs. Temperature




Figure 13. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 14. Capacitance vs. Drain to Source Voltage




Figure 15. Gate Charge vs. Gate to Source Voltage




Figure 16. Eoss vs. Drain to Source Voltage




Figure 17. Gate Charge Test Circuit & Waveform




Figure 18. Resistive Switching Test Circuit & Waveforms




Figure 19. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 20. Peak Diode Recovery dv/dt Test Circuit & Waveforms


SUPERFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. FRFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other

countries.



#### TO-247-3LD SHORT LEAD

CASE 340CK ISSUE A



NOTES: UNLESS OTHERWISE SPECIFIED.

- A. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DRAWING CONFORMS TO ASME Y14.5 2009.
- D. DIMENSION A1 TO BE MEASURED IN THE REGION DEFINED BY L1.
- E. LEAD FINISH IS UNCONTROLLED IN THE REGION DEFINED BY L1.

# GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code


A = Assembly Location

Y = Year

WW = Work Week

ZZ = Assembly Lot Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



| DIM         | MILLIMETERS |       |       |  |
|-------------|-------------|-------|-------|--|
| ואוט        | MIN         | NOM   | MAX   |  |
| Α           | 4.58        | 4.70  | 4.82  |  |
| A1          | 2.20        | 2.40  | 2.60  |  |
| A2          | 1.40        | 1.50  | 1.60  |  |
| b           | 1.17        | 1.26  | 1.35  |  |
| b2          | 1.53        | 1.65  | 1.77  |  |
| b4          | 2.42        | 2.54  | 2.66  |  |
| С           | 0.51        | 0.61  | 0.71  |  |
| D           | 20.32       | 20.57 | 20.82 |  |
| D1          | 13.08       | ~     | ~     |  |
| D2          | 0.51        | 0.93  | 1.35  |  |
| Е           | 15.37       | 15.62 | 15.87 |  |
| E1          | 12.81       | ?     | ~     |  |
| E2          | 4.96        | 5.08  | 5.20  |  |
| е           | ~           | 5.56  | ~     |  |
| L           | 15.75       | 16.00 | 16.25 |  |
| L1          | 3.69        | 3.81  | 3.93  |  |
| ØΡ          | 3.51        | 3.58  | 3.65  |  |
| Ø <b>P1</b> | 6.60        | 6.80  | 7.00  |  |
| Q           | 5.34        | 5.46  | 5.58  |  |
| S           | 5.34        | 5.46  | 5.58  |  |

| DOCUMENT NUMBER: | 98AON13851G           | Electronic versions are uncontrolled except when accessed directly from the Document Repositor<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|------------------|-----------------------|---|-------------|--|
| DESCRIPTION:     | TO-247-3LD SHORT LEAD |   | PAGE 1 OF 1 |  |

onsemi and ONSeMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales