# **ESD5205**

# **ESD Protection Diodes**

# Low Capacitance ESD Protection Diode for High Speed Data Line

The ESD5205 surge protection is designed to protect high speed data lines from ESD. Low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines.

#### **Features**

- Protection for the Following IEC Standards: IEC 61000-4-2 (Level 4)
- Low ESD Clamping Voltage
- This is a Pb-Free Device

# **Typical Applications**

• μSD Connector

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Power Dissipation, 8 x 20 μs	P <sub>PK</sub>	18	W
Operating Junction Temperature Range	TJ	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	TL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD)	ESD ESD	±15 ±15	kV kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



## ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM




SOT-963 CASE 527AD



X = Specific Device Code M = Month Code

# PIN CONFIGURATION AND SCHEMATIC



#### **ORDERING INFORMATION**

Device	Package	Shipping
ESD5205P6T6G	SOT-963 (Pb-Free)	8000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

See Application Note AND8308/D for further description of survivability specs.


1

## **ESD5205**

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	$V_{RWM}$	I/O Pin to GND			5.0	V
Breakdown Voltage	$V_{BR}$	I <sub>T</sub> = 1 mA, I/O Pin to GND	5.5			V
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 5 V, I/O Pin to GND			1.0	μΑ
Clamping Voltage (Note 1)	V <sub>C</sub>	$I_{PP}$ = 1 A, I/O Pin to GND (8 x 20 μs pulse) $I_{PP}$ = 2 A, I/O Pin to GND (8 x 20 μs pulse)			9 10	V
Clamping Voltage (Note 2)	V <sub>C</sub>	IEC61000-4-2, ±8 KV Contact	See Figures 1 and 2		٧	
Clamping Voltage TLP (Note 3)	V <sub>C</sub>	Ipp = 8 A     11.4       Ipp = 16 A     15.6       Ipp = -8 A     -4.5       Ipp = -16 A     -8.1				
Junction Capacitance	CJ	V <sub>R</sub> = 0 V, f = 1 MHz between I/O Pins and GND		9.0	pF	

- Surge current waveform per Figure 5.
   For test procedure see Figures 3 and 4 and application note AND8307/D.
   ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: Z<sub>0</sub> = 50 Ω, t<sub>p</sub> = 100 ns, t<sub>r</sub> = 4 ns, averaging window; t<sub>1</sub> = 30 ns to t<sub>2</sub> = 60 ns.






Figure 1. IEC61000-4-2 +8 KV Contact ESD **Clamping Voltage** 

Figure 2. IEC61000-4-2 -8 KV Contact **Clamping Voltage** 

#### IEC 61000-4-2 Spec.

	-			
Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

# **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 5. 8 X 20 μs Pulse Waveform









#### SOT-963 1.00x1.00x0.37, 0.35P CASE 527AD **ISSUE F**

**DATE 20 FEB 2024** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018. 1.
- CONTROLLING DIMENSION: MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS, MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS






VIFW



	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
А	0.34	0.37	0.40	
b	0.10	0.15	0.20	
C	0.07	0.12	0.17	
D	0.95	1.00	1.05	
E	0.75	0.80	0.85	
е	0.35 BSC			
Н	0.95	1.00	1.05	
L	0.19 REF			
L2	0.05	0.10	0.15	



# RECOMMENDED MOUNTING FOOTPRINT

\*For additional information on our Pb-Free strategy and soldering details, please download the  $\ensuremath{\square N}$  Semiconductor Soldering and Mounting Techniques Reference manual, SOLDERRM/D.

# BUTTUM VIEW

STYLE 1:	STYLE 2:	STYLE 3:
PIN 1. EMITTER 1	PIN 1. EMITTER 1	PIN 1. CATHODE 1
2. BASE 1	<ol><li>EMITTER2</li></ol>	<ol><li>CATHODE 1</li></ol>
<ol><li>COLLECTOR 2</li></ol>	3. BASE 2	<ol><li>ANODE/ANODE 2</li></ol>
4. EMITTER 2	<ol><li>COLLECTOR 2</li></ol>	<ol><li>CATHODE 2</li></ol>
5. BASE 2	5. BASE 1	<ol><li>CATHODE 2</li></ol>
<ol><li>COLLECTOR 1</li></ol>	<ol><li>COLLECTOR 1</li></ol>	6. ANODE/ANODE 1
STYLE 4:	STYLE 5:	STYLE 6:

# PIN 1. CATHODE 2. CATHODE 3. ANODE 4. ANODE PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER

PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5 CATHODE CATHODE 6. CATHODE 6. CATHODE

5. COLLECTOR 6. COLLECTOR STYLE 8: PIN 1. DRAIN 2. DRAIN STYLE 7: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 3. GATE 4. SOURCE 5. ANODE 6. CATHODE 5. DRAIN 6. DRAIN 5. GATE 2 6. DRAIN 1

STYLE 9: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2

# **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code = Month Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON26456D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-963 1.00x1.00x0.37, 0.35P		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

STYLE 10: PIN 1. CATHODE 1 2. N/C 3. CATHODE 2

4. ANODE 2

5. N/C 6. ANODE 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales