

# CS51031

## Fast P-Ch FET Buck Controller

The CS51031 is a switching controller for use in DC-DC converters. It can be used in the buck topology with a minimum number of external components. The CS51031 consists of a  $V_{CC}$  monitor for controlling the state of the device, 1.0 A power driver for controlling the gate of a discrete P-Channel transistor, fixed frequency oscillator, short circuit protection timer, programmable Soft-Start, precision reference, fast output voltage monitoring comparator, and output stage driver logic with latch.

The high frequency oscillator allows the use of small inductors and output capacitors, minimizing PC board area and systems cost. The programmable Soft-Start reduces current surges at startup. The short circuit protection timer significantly reduces the duty cycle to approximately 1/30 of its cycle during short circuit conditions.

### Features

- 1.0 A Totem Pole Output Driver
- High Speed Oscillator (700 kHz max)
- No Stability Compensation Required
- Lossless Short Circuit Protection
- $V_{CC}$  Monitor
- 2.0% Precision Reference
- Programmable Soft-Start
- Wide Ambient Temperature Range:
  - ♦ Industrial Grade:  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$
  - ♦ Commercial Grade:  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Pb-Free Packages are Available




Figure 1. Typical Application Diagram




ON Semiconductor®

<http://onsemi.com>




SOIC-8  
D SUFFIX  
CASE 751

### MARKING DIAGRAM



51031 = Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
x = Continuation of Device Code  
x = Y or G  
▪ = Pb-Free Package

### PIN CONNECTIONS



### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# CS51031

## ORDERING INFORMATION

Device	Operating Temperature Range	Package	Shipping <sup>†</sup>
CS51031YD8	-40°C < T <sub>A</sub> < 85°C	SOIC-8	98 Units / Rail
CS51031YD8G		SOIC-8 (Pb-Free)	98 Units / Rail
CS51031YDR8		SOIC-8	2500 / Tape & Reel
CS51031YDR8G		SOIC-8 (Pb-Free)	2500 / Tape & Reel
CS51031GD8	0°C < T <sub>A</sub> < 70°C	SOIC-8	98 Units / Rail
CS51031GD8G		SOIC-8 (Pb-Free)	98 Units / Rail
CS51031GDR8		SOIC-8	2500 / Tape & Reel
CS51031GDR8G		SOIC-8 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MAXIMUM RATINGS

Rating	Value	Unit
Power Supply Voltage, V <sub>CC</sub>	20	V
Driver Supply Voltage, V <sub>C</sub>	20	V
Driver Output Voltage, V <sub>GATE</sub>	20	V
C <sub>OSC</sub> , C <sub>S</sub> , V <sub>FB</sub> (Logic Pins)	6.0	V
Peak Output Current	1.0	A
Steady State Output Current	200	mA
Operating Junction Temperature, T <sub>J</sub>	150	°C
Operating Temperature Range, T <sub>A</sub>	-40 to 85	°C
Storage Temperature Range, T <sub>S</sub>	-65 to 150	°C
ESD (Human Body Model)	2.0	kV
Lead Temperature Soldering:	Wave Solder: (through hole styles only) (Note 1) Reflow (SMD styles only) (Note 2)	260 peak 230 peak °C °C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. 10 sec. maximum.
2. 60 sec. max above 183°C.

## PACKAGE LEAD DESCRIPTION

Package Pin Number	Pin Symbol	Function
1	V <sub>GATE</sub>	Driver pin to gate of external P-Ch FET.
2	PGND	Output power stage ground connection.
3	C <sub>OSC</sub>	Oscillator frequency programming capacitor.
4	GND	Logic ground.
5	V <sub>FB</sub>	Feedback voltage input.
6	V <sub>CC</sub>	Logic supply voltage.
7	C <sub>S</sub>	Soft-Start and fault timing capacitor.
8	V <sub>C</sub>	Driver supply voltage.

# CS51031

## ELECTRICAL CHARACTERISTICS (Specifications apply for $4.5 \leq V_{CC} \leq 16$ V, $3.0 \text{ V} \leq V_C \leq 16$ V;

Industrial Grade:  $-40^\circ\text{C} < T_A < 85^\circ\text{C}$ ;  $-40^\circ\text{C} < T_J < 125^\circ\text{C}$ ; Commercial Grade:  $0^\circ\text{C} < T_A < 70^\circ\text{C}$ ;  $0^\circ\text{C} < T_J < 125^\circ\text{C}$ , unless otherwise specified.)

Characteristic	Test Conditions	Min	Typ	Max	Unit
<b>Oscillator</b> $V_{FB} = 1.2$ V					
Frequency	$C_{OSC} = 470$ pF	160	200	240	kHz
Charge Current	$1.4 \text{ V} < V_{COSC} < 2.0$ V	–	110	–	$\mu\text{A}$
Discharge Current	$2.7 \text{ V} > V_{COSC} > 2.0$ V	–	660	–	$\mu\text{A}$
Maximum Duty Cycle	$1 - (t_{OFF}/t_{ON})$	80.0	83.3	–	%
<b>Short Circuit Timer</b> $V_{FB} = 1.0$ V; $CS = 0.1$ $\mu\text{F}$ ; $V_{COSC} = 2.0$ V					
Charge Current	$1.0 \text{ V} < V_{CS} < 2.0$ V	175	264	325	$\mu\text{A}$
Fast Discharge Current	$2.55 \text{ V} > V_{CS} > 2.4$ V	40	66	80	$\mu\text{A}$
Slow Discharge Current	$2.4 \text{ V} > V_{CS} > 1.5$ V	4.0	6.0	10	$\mu\text{A}$
Start Fault Inhibit Time	$0 \text{ V} < V_{CS} < 2.5$ V	0.70	0.85	1.40	ms
Valid Fault Time	$2.6 \text{ V} > V_{CS} > 2.4$ V	0.2	0.3	0.45	ms
GATE Inhibit Time	$2.4 \text{ V} > V_{CS} > 1.5$ V	9.0	15	23	ms
Fault Duty Cycle	–	2.5	3.1	4.6	%
<b>CS Comparator</b> $V_{FB} = 1.0$ V					
Fault Enable CS Voltage	–	–	2.5	–	V
Max CS Voltage	$V_{FB} = 1.5$ V	–	2.6	–	V
Fault Detect Voltage	$V_{CS}$ when GATE goes high	–	2.4	–	V
Fault Inhibit Voltage	Minimum $V_{CS}$	–	1.5	–	V
Hold Off Release Voltage	$V_{FB} = 0$ V	0.4	0.7	1.0	V
Regulator Threshold Voltage Clamp	$V_{CS} = 1.5$ V	0.725	0.866	1.035	V
<b><math>V_{FB}</math> Comparators</b> $V_{COSC} = V_{CS} = 2.0$ V					
Regulator Threshold Voltage	$T_J = 25^\circ\text{C}$ (Note 3)	1.225	1.250	1.275	V
	$T_J = -40$ to $125^\circ\text{C}$	1.210	1.250	1.290	V
Fault Threshold Voltage	$T_J = 25^\circ\text{C}$ (Note 3)	1.12	1.15	1.17	V
	$T_J = -40$ to $125^\circ\text{C}$	1.10	1.15	1.19	V
Threshold Line Regulation	$4.5 \text{ V} \leq V_{CC} \leq 16$ V	–	6.0	15	mV
Input Bias Current	$V_{FB} = 0$ V	–	1.0	4.0	$\mu\text{A}$
Voltage Tracking	(Regulator Threshold – Fault Threshold Voltage)	70	100	120	mV
Input Hysteresis Voltage	–	–	4.0	20	mV
<b>Power Stage</b> $V_{CC} = V_C = 10$ V; $V_{FB} = 1.2$ V					
GATE DC Low Saturation Voltage	$V_{COSC} = 1.0$ V; 200 mA Sink	–	1.2	1.5	V
GATE DC High Saturation Voltage	$V_{COSC} = 2.7$ V; 200 mA Source; $V_C = V_{GATE}$	–	1.5	2.1	V
Rise Time	$C_{GATE} = 1.0$ nF; $1.5 \text{ V} < V_{GATE} < 9.0$ V	–	25	60	ns
Fall Time	$C_{GATE} = 1.0$ nF; $9.0 \text{ V} > V_{GATE} > 1.5$ V	–	25	60	ns
<b><math>V_{CC}</math> Monitor</b>					
Turn-On Threshold	–	4.200	4.400	4.600	V
Turn-Off Threshold	–	4.085	4.300	4.515	V
Hysteresis	–	65	130	200	mV
<b>Current Drain</b>					
$I_{CC}$	$4.5 \text{ V} < V_{CC} < 16$ V, Gate switching	–	4.5	6.0	mA
$I_C$	$3.0 \text{ V} < V_C < 16$ V, Gate non-switching	–	2.7	4.0	mA
Shutdown $I_{CC}$	$V_{CC} = 4.0$	–	500	900	$\mu\text{A}$

3. Guaranteed by design, not 100% tested in production.




Figure 2. Block Diagram

## CIRCUIT DESCRIPTION

### THEORY OF OPERATION

#### Control Scheme

The CS51031 monitors the output voltage to determine when to turn on the P-Ch FET. If  $V_{FB}$  falls below the internal reference voltage of 1.25 V during the oscillator's charge cycle, the P-Ch FET is turned on and remains on for the

duration of the charge time. The P-Ch FET gets turned off and remains off during the oscillator's discharge time with the maximum duty cycle to 80%. It requires 7.0 mV typical, and 20 mV maximum ripple on the  $V_{FB}$  pin is required to operate. This method of control does not require any loop stability compensation.

### Startup

The CS51031 has an externally programmable Soft-Start feature that allows the output voltage to come up slowly, preventing voltage overshoot on the output.

At startup, the voltage on all pins is zero. As  $V_{CC}$  rises, the  $V_C$  voltage along with the internal resistor  $R_G$  keeps the P-Ch FET off. As  $V_{CC}$  and  $V_C$  continue to rise, the oscillator capacitor ( $C_{OSC}$ ) and the Soft-Start/Fault Timing capacitor (CS) charges via internal current sources.  $C_{OSC}$  gets charged by the current source  $I_C$  and CS gets charged by the  $I_T$  source combination described by:

$$I_{CS} = I_T - \left( \frac{I_T}{55} + \frac{I_T}{5} \right)$$


The internal Holdoff Comparator ensures that the external P-Ch FET is off until  $V_{CS} > 0.7$  V, preventing the GATE flip-flop (F2) from being set. This allows the oscillator to reach its operating frequency before enabling the drive output. Soft-Start is obtained by clamping the  $V_{FB}$  comparator's (A6) reference input to approximately 1/2 of the voltage at the CS pin during startup, permitting the control loop and the output voltage to slowly increase. Once the CS pin charges above the Holdoff Comparator trip point of 0.7 V, the low feedback to the  $V_{FB}$  Comparator sets the GATE flip-flop during  $C_{OSC}$ 's charge cycle. Once the GATE flip-flop is set,  $V_{GATE}$  goes low and turns on the P-Ch FET. When  $V_{CS}$  exceeds 2.3 V, the CS charge sense

comparator (A4) sets the  $V_{FB}$  comparator reference to 1.25 V completing the startup cycle.

### Lossless Short Circuit Protection

The CS51031 has "lossless" short circuit protection since there is no current sense resistor required. When the voltage at the CS pin (the fault timing capacitor voltage) reaches 2.5 V during startup, the fault timing circuitry is enabled by A2. During normal operation the CS voltage is 2.6 V. During a short circuit or a transient condition, the output voltage moves lower and the voltage at  $V_{FB}$  drops. If  $V_{FB}$  drops below 1.15 V, the output of the fault comparator goes high and the CS51031 goes into a fast discharge mode. The fault timing capacitor, CS, discharges to 2.4 V. If the  $V_{FB}$  voltage is still below 1.15 V when the CS pin reaches 2.4 V, a valid fault condition has been detected. The slow discharge comparator output goes high and enables gate G5 which sets the slow discharge flip-flop. The  $V_{GATE}$  flip-flop resets and the output switch is turned off. The fault timing capacitor is slowly discharged to 1.5 V. The CS51031 then enters a normal startup routine. If the fault is still present when the fault timing capacitor voltage reaches 2.5 V, the fast and slow discharge cycles repeat as shown in figure 3.

If the  $V_{FB}$  voltage is above 1.15 V when CS reaches 2.4 V a fault condition is not detected, normal operation resumes and CS charges back to 2.6 V. This reduces the chance of erroneously detecting a load transient as a fault condition.



**Figure 3. Voltage on Start Capacitor ( $V_{GS}$ ), the Gate ( $V_{GATE}$ ), and in the Feedback Loop ( $V_{FB}$ ), During Startup, Normal and Fault Conditions**

### Buck Regulator Operation

A block diagram of a typical buck regulator is shown in Figure 4. If we assume that the output transistor is initially off, and the system is in discontinuous operation, the inductor current  $I_L$  is zero and the output voltage is at its nominal value. The current drawn by the load is supplied by the output capacitor  $C_O$ . When the voltage across  $C_O$  drops below the threshold established by the feedback resistors  $R_1$

and  $R_2$  and the reference voltage  $V_{REF}$ , the power transistor  $Q_1$  switches on and current flows through the inductor to the output. The inductor current rises at a rate determined by  $(V_{IN} - V_{OUT})/L$ . The duty cycle (or “on” time) for the CS51031 is limited to 80%. If output voltage remains higher than nominal during the entire  $C_{OSC}$  change time, the  $Q_1$  does not turn on, skipping the pulse.




Figure 4. Buck Regulator Block Diagram

## APPLICATIONS INFORMATION

### CS51031 DESIGN EXAMPLE

#### Specifications 12 V to 5.0 V, 3.0 A Buck Controller

- $V_{IN} = 12\text{ V} \pm 20\%$  (i.e. 14.4 V max, 12 V nom, 9.6 V min)
- $V_{OUT} = 5.0\text{ V} \pm 2\%$
- $I_{OUT} = 0.3\text{ A to } 3.0\text{ A}$
- Output ripple voltage  $< 50\text{ mV max}$
- Efficiency  $> 80\%$
- $f_{SW} = 200\text{ kHz}$

#### 1) Duty Cycle Estimates

Since the maximum duty cycle  $D$ , of the CS51031 is limited to 80% min, it is necessary to estimate the duty cycle for the various input conditions over the complete operating range.

The duty cycle for a buck regulator operating in a continuous conduction mode is given by:

$$D = \frac{V_{OUT} + V_F}{V_{IN} - V_{SAT}}$$

where:

$V_{SAT} = R_{DS(ON)} \times I_{OUT\text{ max}}$  and  $R_{DS(ON)}$  is the value at  $T_J 100^\circ\text{C}$ .

If  $V_F = 0.60\text{ V}$  and  $V_{SAT} = 0.60\text{ V}$  then the above equation becomes:

$$D_{MAX} = \frac{5.6}{9.0} = 0.62$$

$$D_{MIN} = \frac{5.6}{13.8} = 0.40$$

#### 2) Switching Frequency and On and Off Time Calculations

Given that  $f_{SW} = 200\text{ kHz}$  and  $D_{MAX} = 0.80$

$$T = \frac{1.0}{f_{SW}} = 5.0\text{ }\mu\text{s}$$

$$T_{ON(max)} = T \times D_{MAX} = 5.0\text{ }\mu\text{s} \times 0.62 \approx 3.0\text{ }\mu\text{s}$$

$$T_{ON(min)} = T \times D_{MIN} = 5.0\text{ }\mu\text{s} \times 0.40 \approx 2.0\text{ }\mu\text{s}$$

$$T_{OFF(max)} = T_{ON(min)} = 5.0\text{ }\mu\text{s} - 2.0\text{ }\mu\text{s} = 3.0\text{ }\mu\text{s}$$

#### 3) Oscillator Capacitor Selection

The switching frequency is set by  $C_{OSC}$ , whose value is given by:

$$C_{OSC\text{ in pF}} = \frac{95 \times 10 + 6}{f_{SW} \left( 1 + \frac{f_{SW}}{3 \times 10^6} - \left( \frac{30 \times 10^3}{f_{SW}} \right)^2 \right)}$$

#### 4) Inductor Selection

The inductor value is chosen for continuous mode operation down to 0.3 Amps.

The ripple current  $\Delta I = 2 \times I_{OUTmin} = 2 \times 0.3 \text{ A} = 0.6 \text{ A}$ .

$$L_{min} = \frac{(V_{OUT} + V_D) \times T_{OFF(max)}}{\Delta I} = \frac{5.6 \text{ V} \times 3.0 \mu\text{s}}{0.6 \text{ A}} = 28 \mu\text{H}$$

This is the minimum value of inductor to keep the ripple current  $< 0.6 \text{ A}$  during normal operation.

A smaller inductor will result in larger ripple current. Ripple current at a minimum off time is:

$$\Delta I = \frac{(V_{OUT} + V_F) \times T_{OFF(min)}}{L_{MIN}} = \frac{5.6 \text{ V} \times 2.0 \mu\text{s}}{28 \mu\text{H}} = 0.4 \text{ A}$$

The core must not saturate with the maximum expected current, here given by:

$$I_{MAX} = I_{OUT} + \Delta I/2 = 3.0 \text{ A} + 0.4 \text{ A}/2 = 3.2 \text{ A}$$

#### 5) Output Capacitor

The output capacitor and the inductor form a low pass filter. The output capacitor should have a low ESL and ESR. Low impedance aluminum electrolytic, tantalum or organic semiconductor capacitors are a good choice for an output capacitor. Low impedance aluminum are less expensive. Solid tantalum chip capacitors are available from a number of suppliers and are the best choice for surface mount applications.

The output capacitor limits the output ripple voltage. The CS51031 needs a maximum of 20 mV of output ripple for the feedback comparator to change state. If we assume that all the inductor ripple current flows through the output capacitor and that it is an ideal capacitor (i.e. zero ESR), the minimum capacitance needed to limit the output ripple to 50 mV peak-to-peak is given by:

$$C = \frac{\Delta I}{8.0 \times f_{SW} \times \Delta V} = \frac{0.6 \text{ A}}{8.0 \times (200 \times 10^3 \text{ Hz}) \times (50 \times 10^{-3} \text{ V})} = 7.5 \mu\text{F}$$

The minimum ESR needed to limit the output voltage ripple to 50 mV peak-to-peak is:

$$ESR = \frac{\Delta V}{\Delta I} = \frac{50 \times 10^{-3}}{0.6 \text{ A}} = 83 \text{ m}\Omega$$

The output capacitor should be chosen so that its ESR is less than 83 m $\Omega$ .

During the minimum off time, the ripple current is 0.4 A and the output voltage ripple will be:

$$\Delta V = ESR \times \Delta I = 83 \text{ m}\Omega \times 0.4 = 33 \text{ mV}$$

#### 6) $V_{FB}$ Divider

$$V_{OUT} = 1.25 \text{ V} \left( \frac{R1 + R2}{R2} \right) = 1.25 \text{ V} \left( \frac{R1}{R2} + 1.0 \right)$$

The input bias current to the comparator is 4.0  $\mu\text{A}$ . The resistor divider current should be considerably higher than this to ensure that there is sufficient bias current. If we choose the divider current to be at least 250 times the bias current this permits a divider current of 1.0 mA and simplifies the calculations.

$$\frac{5.0 \text{ V}}{1.0 \text{ mA}} = R1 + R2 = 5.0 \text{ K}\Omega$$

Let  $R2 = 1.0 \text{ K}$

Rearranging the divider equation gives:

$$R1 = R2 \left( \frac{V_{OUT}}{1.25} - 1.0 \right) = 1.0 \text{ k}\Omega \left( \frac{5.0 \text{ V}}{1.25} - 1.0 \right) = 3.0 \text{ k}\Omega$$

#### 7) Divider Bypass Capacitor $C_{RR}$

Since the feedback resistors divide the output voltage by a factor of 4.0, i.e.  $5.0 \text{ V}/1.25 \text{ V} = 4.0$ , it follows that the output ripple is also divided by four. This would require that the output ripple be at least 60 mV ( $4.0 \times 15 \text{ mV}$ ) to trip the feedback comparator. We use a capacitor  $C_{RR}$  to act as an AC short.

The ripple voltage frequency is equal to the switching frequency so we choose  $C_{RR} = 1.0 \text{ nF}$ .

#### 8) Soft-Start and Fault Timing Capacitor CS

CS performs several important functions. First it provides a delay time for load transients so that the IC does not enter a fault mode every time the load changes abruptly. Secondly it disables the fault circuitry during startup, it also provides Soft-Start by clamping the reference voltage during startup, allowing it to rise slowly, and, finally it controls the hiccup short circuit protection circuitry. This reduces the duty cycle to approximately 0.035 during short circuit conditions.

An important consideration in calculating CS is that its voltage does not reach 2.5 V (the voltage at which the fault detect circuitry is enabled) before  $V_{FB}$  reaches 1.15 V otherwise the power supply will never start.

If the  $V_{FB}$  pin reaches 1.15 V, the fault timing comparator will discharge CS and the supply will not start. For the  $V_{FB}$  voltage to reach 1.15 V the output voltage must be at least  $4 \times 1.15 = 4.6 \text{ V}$ .

If we choose an arbitrary startup time of 900  $\mu\text{s}$ , the value of CS is:

$$t_{Startup} = \frac{CS \times 2.5 \text{ V}}{I_{Charge}}$$

$$CS_{min} = \frac{900 \mu\text{s} \times 264 \mu\text{A}}{2.5 \text{ V}} = 950 \text{ nF} \approx 0.1 \mu\text{F}$$

The fault time is the sum of the slow discharge time the fast discharge time and the recharge time. It is dominated by the slow discharge time.

The first parameter is the slow discharge time, it is the time for the CS capacitor to discharge from 2.4 V to 1.5 V and is given by:

$$t_{\text{SlowDischarge}}(t) = \frac{CS \times (2.4 \text{ V} - 1.5 \text{ V})}{I_{\text{Discharge}}}$$

where  $I_{\text{Discharge}}$  is 6.0  $\mu\text{A}$  typical.

$$t_{\text{SlowDischarge}}(t) = CS \times 1.5 \times 10^5$$

The fast discharge time occurs when a fault is first detected. The CS capacitor is discharged from 2.5 V to 2.4 V.

$$t_{\text{FastDischarge}}(t) = \frac{CS \times (2.5 \text{ V} - 2.4 \text{ V})}{I_{\text{FastDischarge}}}$$

where  $I_{\text{FastDischarge}}$  is 66  $\mu\text{A}$  typical.

$$t_{\text{FastDischarge}}(t) = CS \times 1515$$

The recharge time is the time for CS to charge from 1.5 V to 2.5 V.

$$t_{\text{Charge}}(t) = \frac{CS \times (2.5 \text{ V} - 1.5 \text{ V})}{I_{\text{Charge}}}$$

where  $I_{\text{Charge}}$  is 264  $\mu\text{A}$  typical.

$$t_{\text{Charge}}(t) = CS \times 3787$$

The fault time is given by:

$$t_{\text{Fault}} = CS \times (3787 + 1515 + 1.5 \times 10^5)$$

$$t_{\text{Fault}} = CS \times (1.55 \times 10^5)$$

For this circuit

$$t_{\text{Fault}} = 0.1 \times 10^{-6} \times 1.55 \times 10^5 = 15.5 \mu\text{s}$$

A larger value of CS will increase the fault time out time but will also increase the Soft-Start time.

## 9) Input Capacitor

The input capacitor reduces the peak currents drawn from the input supply and reduces the noise and ripple voltage on

the  $V_{CC}$  and  $V_C$  pins. This capacitor must also ensure that the  $V_{CC}$  remains above the UVLO voltage in the event of an output short circuit. A low ESR capacitor of at least 100  $\mu\text{F}$  is good. A ceramic surface mount capacitor should also be connected between  $V_{CC}$  and ground to filter high frequency noise.

## 10) MOSFET Selection

The CS51031 drives a P-Channel MOSFET. The  $V_{\text{GATE}}$  pin swings from GND to  $V_C$ . The type of P-Ch FET used depends on the operating conditions but for input voltages below 7.0 V a logic level FET should be used.

A P-Ch FET with a continuous drain current ( $I_D$ ) rating greater than the maximum output current is required.

The Gate-to-Source voltage  $V_{GS}$  and the Drain-to-Source Breakdown Voltage should be chosen based on the input supply voltage.

The power dissipation due to the conduction losses is given by:

$$P_D = I_{\text{OUT}}^2 \times R_{\text{DS(ON)}} \times D$$

where

$R_{\text{DS(ON)}}$  is the value at  $T_J = 100^\circ\text{C}$

The power dissipation of the P-Ch FET due to the switching losses is given by:

$$P_D = 0.5 \times V_{\text{IN}} \times I_{\text{OUT}} \times (t_r) \times f_{\text{SW}}$$

where  $t_r$  = Rise Time.

## 11) Diode Selection

The flyback or catch diode should be a Schottky diode because of its fast switching ability and low forward voltage drop. The current rating must be at least equal to the maximum output current. The breakdown voltage should be at least 20 V for this 12 V application.

The diode power dissipation is given by:

$$P_D = I_{\text{OUT}} \times V_D \times (1.0 - D_{\text{min}})$$



# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS


ON Semiconductor®



SCALE 1:1

SOIC-8 NB  
CASE 751-07  
ISSUE AK

DATE 16 FEB 2011




## NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

## GENERIC

## MARKING DIAGRAM\*



SCALE 6:1 (mm/inches)



XXXXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

XXXXXX = Specific Device Code  
A = Assembly Location  
Y = Year  
WW = Work Week  
▪ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**SOIC-8 NB**  
**CASE 751-07**  
**ISSUE AK**

DATE 16 FEB 2011

<b>STYLE 1:</b> PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	<b>STYLE 2:</b> PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	<b>STYLE 3:</b> PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	<b>STYLE 4:</b> PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE
<b>STYLE 5:</b> PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	<b>STYLE 6:</b> PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	<b>STYLE 7:</b> PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	<b>STYLE 8:</b> PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
<b>STYLE 9:</b> PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	<b>STYLE 10:</b> PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	<b>STYLE 11:</b> PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	<b>STYLE 12:</b> PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
<b>STYLE 13:</b> PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	<b>STYLE 14:</b> PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	<b>STYLE 15:</b> PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	<b>STYLE 16:</b> PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
<b>STYLE 17:</b> PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	<b>STYLE 18:</b> PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	<b>STYLE 19:</b> PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	<b>STYLE 20:</b> PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
<b>STYLE 21:</b> PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	<b>STYLE 22:</b> PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	<b>STYLE 23:</b> PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	<b>STYLE 24:</b> PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
<b>STYLE 25:</b> PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	<b>STYLE 26:</b> PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	<b>STYLE 27:</b> PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	<b>STYLE 28:</b> PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
<b>STYLE 29:</b> PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	<b>STYLE 30:</b> PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

<b>DOCUMENT NUMBER:</b>	<b>98ASB42564B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOIC-8 NB</b>	<b>PAGE 2 OF 2</b>

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Email Requests to: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)

### TECHNICAL SUPPORT

#### North American Technical Support:

Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

#### Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative