*Model File name : nc7st08t ************************************************************************ * FAIRCHILD I/O SPICE DECK FOR nc7st08 ************************************************************************ * * Model Name: nc7st08 * Date Created/Updated :01/07/2002 * Revision Number: 1.0 * Created By: Graham Connolly * * Model Type: I/O Subcircuit * Package models included: 5 PIN SOT23 SC70_5 * Process: typical * Verified on Avanti Star-HSPICE Version 2001.2 ******************************************************************************** * DISCLAIMER: ******************************************************************************** * * Fairchild Semiconductor Corporation hereby grants the user of this * SPICE model a non-exclusive, nontransferable license to use this * SPICE model under the following terms. Before using this * SPICE model, the user should read this license. * * The user is granted this license only to use the SPICE model and is * not granted rights to sell, loan, rent, lease or license the SPICE * model in whole or in part, or in modified form to anyone other than * user. User may modify the SPICE model to suit its specific * applications but rights to derivative works and such modifications * shall belong to Fairchild. * * This SPICE model is provided on an "AS IS" basis and Fairchild Semiconductor * makes absolutely no warranty with respect to the information contained * herein. FAIRCHILD DISCLAIMS AND CUSTOMER WAIVES ALL WARRANTIES, * EXPRESS OR IMPLIED, INCLUDING WARRANTIES OF MERCHANTABILITY OR FITNESS * FOR A PARTICULAR PURPOSE. The entire risk as to quality and performance * is with the Customer. ACCORDINGLY, IN NO EVENT SHALL THE COMPANY BE * LIABLE FOR ANY DAMAGES, WHETHER IN CONTRACT OR TORT, INCLUDING ANY * LOST PROFITS OR OTHER INCIDENTAL, CONSEQUENTIAL, EXEMPLARY, OR * PUNITIVE DAMAGES ARISING OUT OF THE USE OR APPLICATION OF THE SPICE * model provided in this package. Further, Fairchild reserves the right * to make changes without notice to any product herein to improve, * reliability, function, or design. Fairchild does not convey any license * under patent rights or any other intellectual property rights, * including those of third parties. * * Fairchild is not obligated to provide maintenance or support for * the licensed SPICE model. * ******************************************************************************** * SPECIAL NOTES: ******************************************************************************** * * * Beta HSPICE Model Disclaimer * * This HSPICE model is classified as a "Beta Model Only". "Beta Models" have * been verified for operation and functionality ONLY. These models HAVE NOT * been correlated to current processes or design characteristics. * It is believed that these "Beta Models" were representative of the design * and process at the time of their introduction though no level of accuracy * is implied. * * All "Beta Models" are clearly marked "BETA MODEL ONLY". "Beta Models" are * used at your own risk and should be treated as an approximate representation * of the silicon device. There is no support available for "Beta Models". * If you have questions or concern regarding this policy please contact your * local sales representative, the Fairchild Semiconductor Technical Response * Center (1-877-564-4263) or visit the Fairchild Semiconductor website at * http://www.fairchildsemi.com * ** All material contained herein is * COPYRIGHT 2002 - Fairchild Semiconductor Corporation * * * ******************************************************************************** * * THIS MODEL MAY CONTAIN MODIFIED FUNCTIONALITY. IT MAY NOT REPRESENT TIMING * CHARACTERISTICS OF THE nc7st08 OR ANY OTHER FAIRCHILD SEMICONDUCTOR DEVICE. * IT IS REPRESENTATIVE OF THE BASIC INPUT, OUTPUT CHARACTERISTICS OF THE * nc7st08 DEVICE. * * The terminals of this netlist are described as follows: ******************************************************************************** * * * A0 = Data Input * A1 = Data Input * Y0 = Data Output * VCCEXT = Power Pin * GNDEXT = Ground Pin * * * * Spice Subcircuits for Package Pins * ************************************************************************************ * * These files are subcircuit spice models for the Fairchild Semiconductor * logic devices. They are intended for use as package models * which will accurately represent the characteristics of the * indicated package pins. * * These model files can be used independently from temperature. * * The terminals of these subcircuits are labelled as follows: * EXT node 1 * I node 3 * GNDI node GND * * SPECIAL NOTES: * 1. The EXT node is the node which is used to connect external loads * to the package. The INT node is the node which is used to connect * input or output subcircuits to the package elements. In other * words, this is the bond pad node. * 2. The GNDI node is a ground node which is internal to a package. All * subcircuits which represent internal circuits in a package should * have their GNDI nodes connected together. The GNDI node should NOT * be connected to a ground reference node which is used with * external voltage generators. * 3. The inductors which are labelled as L$2 represent average bond * wire inductances. They are not part of the inductance matrix for * the package lead fingers. * *********************************************************************************** * PACKAGES * *********************************************************************** * SOT23 PACKAGE - CORNER PIN *********************************************************************** .SUBCKT SOT23CRNR 1 3 GND R$1 1 2 0.05 R$2 2 3 10000000 L$1 2 4 0.76NH L$2 4 3 0.10NH C$1 3 GND 0.105PF .ENDS * *********************************************************************** * SOT23 PACKAGE - CENTER PIN *********************************************************************** .SUBCKT SOT23MID 1 3 GND R$1 1 2 0.05 R$2 2 3 10000000 L$1 2 4 0.7NH L$2 4 3 0.10NH C$1 3 GND 0.27PF .ENDS ************************************************************************ * SC70_5 PACKAGE - CORNER PIN *********************************************************************** .SUBCKT SC70_5CRNR 1 3 GND R$1 1 2 0.032 R$2 2 3 10000000 L$1 2 4 0.614NH L$2 4 3 0.5NH C$1 3 GND 0.13PF .ENDS * *********************************************************************** * SC70_5 PACKAGE - CENTER PIN *********************************************************************** .SUBCKT SC70_5MID 1 3 GND R$1 1 2 0.0295 R$2 2 3 10000000 L$1 2 4 0.552NH L$2 4 3 0.5NH C$1 3 GND 0.13PF .ENDS * *********************************************************************** * END OF PACKAGES *********************************************************************** * *********************************************************************** * TEST FORCING FUNCTIONS * (Uncomment the following to test including .END) *********************************************************************** * *VPWR0 VCCEXT GNDEXT 4.5 *VDATA0 A0 GNDEXT PULSE 0.0 4.5 5E-9 2.0E-9 2.0E-9 47.5E-9 100E-9 *VDATA1 A1 GNDEXT PULSE 0.0 4.5 5E-9 2.0E-9 2.0E-9 47.5E-9 100E-9 *VGND GNDEXT 0 DC 0 * ********************************************************************* * LOAD ********************************************************************* *R2 Y0 GNDEXT 500 *C2 Y0 GNDEXT 50p ********************************************************************** * OPTIONS ********************************************************************** * *.temp = 25 *.OPTION INGOLD=2 ARTIST=2 PSF=2 post=2 *+ PROBE=0 *+ GMINDC = 1.00000E-15 *+ GMIN = 1.00000E-15 *+ method = gear LVLTIM = 2 chgtol = 1e-9 *.plot V(A0) V(A1) V(Y0) *.tran 1.0ns 200ns * ************************************************************************* * END OF TEST FORCING FUNCTIONS ************************************************************************* * *********************************************************************** * XDIE is the top call for the subckt for the die only (no package model) * XPKG is the top call for the subckt for slice with package model * * Uncomment Top call desired *********************************************************************** * * XDIE A0 A1 Y0 VCCEXT GNDEXT nc7st08t * * ************************************************************************* * PACKAGE CALL ************************************************************************* * *XPKG A0 A1 Y0 VCCEXT GNDEXT nc7st08tm5 .SUBCKT nc7st08tm5 A0 A1 Y0 VCCEXT GNDEXT X0 A0 A0I GNDEXT SOT23CRNR X1 A1 A1I GNDEXT SOT23CRNR X2 Y0 Y0I GNDEXT SOT23MID X3 VCCEXT VCCEXTI GNDEXT SOT23CRNR X4 GNDEXT GNDEXTI GNDEXT SOT23CRNR X5 A0I A1I Y0I VCCEXTI GNDEXTI nc7st08t .ENDS nc7st08tm5 * * ************************************************************************* * PACKAGE CALL ************************************************************************* * *XPKG A0 A1 Y0 VCCEXT GNDEXT nc7st08tp5 .SUBCKT nc7st08tp5 A0 A1 Y0 VCCEXT GNDEXT X0 A0 A0I GNDEXT SC70_5CRNR X1 A1 A1I GNDEXT SC70_5CRNR X2 Y0 Y0I GNDEXT SC70_5MID X3 VCCEXT VCCEXTI GNDEXT SC70_5CRNR X4 GNDEXT GNDEXTI GNDEXT SC70_5CRNR X5 A0I A1I Y0I VCCEXTI GNDEXTI nc7st08t .ENDS nc7st08tp5 * ************************************************************************* * .SUBCKT nc7st08t A0 A1 Y0 VCCEXT GNDEXT XI17 A0 A1 Y0 GNDEXT VCCEXT SUB7 .ENDS nc7st08t * .prot FREELIB Hb4/[GsW<03E$4\p:W[j$M$2:]c387*M;]Z FhJ]w00726u' :]C367z![[z FhJUw!=%26u' :]C367z!['z FhJYw!= 26u' :]C367z!['z oSJ# 9X%T97\) '%s$.x5+9$4:##90% z$,Q_3e*:pXj+(/25p$#m-8f-*Xj+(/1:t3jHY 8= YT-XW(U:pXj+9! H$1z($ibH;Hj+(/1(==3w2%A$7!;uC/1:pX<6(ixi/_APh( :pXj+(*\:0[ a ;%a$5!Rhe/%t5=<6([Xz:9q_cEVY*x-jc[25P=#9-[B:$Ys)u]a:Zx8 9C(xZt%-L(9[(jB;u:]C387*m;=xOwY3 :RA$7!U+(/1:pX<6(2x4YT]XE/1:pXj+9!1yl T[;-8%-(e;+(/1:t33P:50*O<+P#:1:pXj)*[ 26yQ_3eUJ5Xj+(/25p<#T<):Hze3+(/1:p0.+p6 :z:Yq_cEVY*x-jc[25P=# ;ba$5!Rhe/%t5=<6([XOy=++:%7(>.q+H/Z oSB# 9X%J)7C C9$4:##TIy[2>MDp+9I*O=+J(/1:pXj)*/j2,_A3h$h:pXj+(*\:0[ a$o):hZxujm/1:P0.p(9=Uyt-x(/uSPxJ+9! :$.D($:Bh5bJ+(/1(=xRW2ba$0!R4(/1:Px<6(IZ $88d($2by0iYiEu%(=X-w+y0*O$+Hp$hs*J-)*/%2>_3X(9p't\*((e10 >byW+*7jsb##+[XI,8\W2d6z$\t;3=xlyt3xw/1:PxJ+9!1Y$Uq_mE*vPxJ+(/25P<8 _'%A$7!jJWu1:pX<63/x;/_Auh/1))Xj+(*\Hp7*;-8/-7B-+(/1:t3j4:]0*O<+4p/1:pXj)*/v0 o#';-8J-9