


## Schematic for the NCP115CMX120TCG Evaluation Board



## JP1 positions:

2-- -- >EXTERNAL ENABLE pin is select

2 – 3 ->LDO is **ENABLED** 

2-1-> LDO is **DISABLED** 

5/8/2019 - 1 - www.onsemi.com