onsemi

<u>Silicon Carbide (SiC)</u> <u>Cascode JFET</u> – EliteSiC, Power N-Channel, TOLL, 750 V, 33 mohm

UJ4C075033L8S

Description

The UJ4C075033L8S is a 750 V, 33 m Ω G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving H-PDSO-F8 package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features


- On-resistance $R_{DS(on)}$: 33 m Ω (Typ)
- Operating Temperature: 175 °C (Max)
- Excellent Reverse Recovery: $Q_{rr} = 89 \text{ nC}$
- Low Body Diode V_{FSD}: 1.26 V
- Low Gate Charge: $Q_G = 37.8 \text{ nC}$
- Threshold Voltage V_{G(th)}: 4.8 V (Typ) Allowing 0 to 15 V Drive
- Low Intrinsic Capacitance
- ESD Protected: HBM Class 2 and CDM Class C3
- H-PDSO-F8 Package for Faster Switching, Clean Gate Waveforms
- This Device is Pb-Free, Halogen Free and is RoHS Compliant


Typical Applications

- Line Rectification and Active-bridge Rectification Circuits in AC–DC Front-ends
- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating


H-PDSO-F8 CASE 740AA

MARKING DIAGRAM





PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	V _{DS}		750	V
Gate-source Voltage	V _{GS}	DC	-20 to +20	V
		AC (f > 1 Hz)	–25 to +25	
Continuous Drain Current (Note 1)	۱ _D	$T_{\rm C}$ = 25 °C	44	А
		T _C = 100 °C	33	
Pulsed Drain Current (Note 2)	I _{DM}	$T_{\rm C}$ = 25 °C	132	А
Single Pulsed Avalanche Energy (Note 3)	E _{AS}	L = 15 mH, I _{AS} = 2.4 A	43	mJ
SiC FET dv/dt Ruggedness	dv/dt	$V_{DS} \le 500 \text{ V}$	200	V/ns
Power Dissipation	P _{tot}	$T_{\rm C}$ = 25 °C	205	W
Maximum Junction Temperature	T _{J,max}		175	°C
Operating and Storage Temperature	T _J , T _{STG}		–55 to 175	°C
Reflow Soldering Temperature	T _{solder}	Reflow MSL 1	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Limited by $T_{J,max}$ 2. Pulse width t_p limited by $T_{J,max}$ 3. Starting $T_J = 25 \text{ °C}$

THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	R_{\thetaJC}		-	0.56	0.73	°C/W

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TYPICAL PERFORMANCE - STATIC						
Drain-source Breakdown Voltage	BV _{DS}	V _{GS} = 0 V, I _D = 1 mA	750	-	-	V
Total Drain Leakage Current	I _{DSS}	V_{DS} = 750 V, V_{GS} = 0 V, T_J = 25 $^\circ C$	_	2	20	μA
		V_{DS} = 750 V, V_{GS} = 0 V, T_{J} = 175 °C	-	20	-	
Total Gate Leakage Current	I _{GSS}		-	6	±20	μA
Drain-source On-resistance	R _{DS(on)}	V_{GS} = 12 V, I_D = 30 A, T_J = 25 $^\circ C$	-	33	41	mΩ
		V_{GS} = 12 V, I_{D} = 30 A, T_{J} = 125 $^{\circ}C$	-	57	-	
		V_{GS} = 12 V, I_{D} = 30 A, T_{J} = 175 $^{\circ}C$	-	75	-	
Gate Threshold Voltage	V _{G(th)}	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 10 \text{ mA}$	4	4.8	6	V
Gate Resistance	R _G	f = 1 MHz, open drain	-	4.5	-	Ω
TYPICAL PERFORMANCE – REVERSE DIOD	E					
Diode Continuous Forward Current (Note 1)	۱ _S	$T_{C} = 25 \ ^{\circ}C$	-	-	44	А
Diode Pulse Current (Note 2)	I _{S,pulse}	$T_{\rm C} = 25 \ ^{\circ}{\rm C}$	-	-	132	А
Forward Voltage	V _{FSD}	V_{GS} = 0 V, I _S = 15 A, T _J = 25 °C	-	1.26	1.42	V
		V_{GS} = 0 V, I _S = 15 A, T _J = 175 °C	-	1.59	-	
Reverse Recovery Charge	Q _{rr}	$V_{DS} = 400 \text{ V}, \text{ I}_{S} = 30 \text{ A}, \text{ V}_{GS} = 0 \text{ V},$	-	89	-	nC
Reverse Recovery Time	t _{rr}	R _{G_EXT} = 50 Ω, di/dt = 1400 A/μs, T _{.I} = 25 °C	_	20.8	_	ns
Reverse Recovery Charge	Q _{rr}	V _{DS} = 400 V, I _S = 30 A, V _{GS} = 0 V,	_	97	_	nC
Reverse Recovery Time	t _{rr}	$R_{G EXT} = 50 \Omega$, di/dt = 1400 A/µs,	_	21.6	_	ns
	۲r	T _J	_	21.0		115
				1 4 0 0		pF
Input Capacitance	C _{iss}	V _{DS} = 400 V, V _{GS} = 0 V, f = 100 kHz		1400	-	р- -
Output Capacitance	C _{oss}	4	-	68	-	
Reverse Transfer Capacitance	C _{rss}			2.5	-	~
Effective Output Capacitance, Energy Related	C _{oss(er)}	$V_{DS} = 0 V$ to 400 V, $V_{GS} = 0 V$	-	83	-	pF
Effective Output Capacitance, Time Related	C _{oss(tr)}	$V_{DS} = 0 V$ to 400 V, $V_{GS} = 0 V$	-	162	-	pF
C _{OSS} Stored Energy	E _{oss}	$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}$	-	6.6	-	μJ
Total gate Charge	Q _G	V _{DS} = 400 V, I _D = 30 A, V _{GS} = 0 V to 15 V	-	37.8	-	nC
Gate-drain Charge	Q _{GD}	4 .	-	8	-	
Gate-source Charge	Q _{GS}		-	11.8	-	
Turn-on Delay Time	t _{d(on)}	V _{DS} = 400 V, I _D = 30 A, Gate Driver = 0 V to +15 V,	-	10.5	-	ns
Rise Time	t _r	Turn-on $R_{G,EXT} = 1 \Omega$, Turn-off $R_{G,EXT} = 50 \Omega$	-	21	-	-
Turn-off Delay Time	t _{d(off)}	Inductive Load,	-	121	-	
Fall Time	t _f	FWD: same device with $V_{GS} = 0 V$, $R_G = 50 \Omega$, $T_J = 25 °C$	-	12	-	
Turn-on Energy	E _{ON}	(Note 4)	-	176	-	μJ
Turn-off Energy	E _{OFF}	4 .	-	79	-	
Total Switching Energy	E _{TOTAL}		-	255	-	
Turn-on Delay Time	t _{d(on)}	V _{DS} = 400 V, I _D = 30 A, Gate Driver = 0 V to +15 V,	-	10.5	-	ns
Rise Time	t _r	Turn-on $R_{G,EXT} = 1 \Omega$,	-	22	-	
Turn-off Delay Time	t _{d(off)}	Turn-off $R_{G,EXT}$ = 50 Ω Inductive Load,	-	128	-	
Fall Time	t _f	FWD: same device with V _{GS} = 0 V, R _G = 50 Ω , T _J = 150 °C	-	14	-	
Turn-on Energy	E _{ON}	(Note 4)	-	189	-	μJ
Turn-off Energy	E _{OFF}	4	-	86	-	
Total Switching Energy	E _{TOTAL}		-	275	-	

ELECTRICAL CHARACTERISTICS (T_J = +25 $^{\circ}$ C unless otherwise specified) (continued)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TYPICAL PERFORMANCE – DYNAMIC						
Turn-on Delay Time	t _{d(on)}	$V_{DS} = 400 \text{ V}, \text{ I}_{D} = 30 \text{ A},$	-	11.5	-	ns μJ
Rise Time	tr	Gate Driver = 0 V to +15 V, Turn-on R _{G.EXT} = 1 Ω,	-	22	_	
Turn-off Delay Time	t _{d(off)}	Turn-off $R_{G,EXT} = 5 \Omega$ Inductive Load,	-	33	-	
Fall Time	t _f	FWD: same device with	-	6	-	
Turn-on Energy Including R _S Energy	E _{ON}	V_{GS} = 0 V, and R_G = 5 Ω , RC snubber: R_S = 10 Ω ,	-	179	-	
Turn-off Energy Including R _S Energy	E _{OFF}	and $C_S = 100 \text{ pF}$, $T_J = 25 ^{\circ}\text{C}$	-	18	-	
Total Switching Energy	E _{TOTAL}	(Notes 5, 6)	-	197	-	
Snubber R _S Energy During Turn-on	E _{RS_ON}		-	0.95	-	
Snubber R _S Energy During Turn-off	E _{RS_OFF}		_	1.43	-	
Turn-on Delay Time	t _{d(on)}	$V_{DS} = 400 \text{ V}, \text{ I}_{D} = 30 \text{ A},$	-	11	-	ns
Rise Time	t _r	Gate Driver = 0 V to +15 V, Turn-on $R_{G,EXT}$ = 1 Ω ,	-	22	-	
Turn-off Delay Time	t _{d(off)}	Turn-off $R_{G,EXT} = 5 \Omega$ Inductive Load, FWD: same device with $V_{GS} = 0 V$, and $R_G = 5 \Omega$, RC snubber: $R_S = 10 \Omega$, and $C_S = 100 \text{ pF}$, $T_J = 150 \text{ °C}$ (Notes 5, 6)	-	33.4	-	
Fall Time	t _f		-	7	-	
Turn-on Energy Including R _S Energy	E _{ON}		-	185	_	μJ
Turn-off Energy Including R _S Energy	E _{OFF}		-	20	_	
Total Switching Energy	E _{TOTAL}		_	205	_	
Snubber R_S Energy During Turn-on	E _{RS_ON}		-	1	_	
Snubber R _S Energy During Turn-off	E _{RS_OFF}		_	1.41	_	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


Measured with the switching test circuit in Figure 23.
 Measured with the switching test circuit in Figure 24.


6. In this table, the switching energies (turn-on energy, turn-off energy and total energy) presented include the device RC snubber energy losses.

TYPICAL PERFORMANCE DIAGRAMS



TYPICAL PERFORMANCE DIAGRAMS (continued)





20

Q_G, Gate Charge (nC)


30


40


50

60

10







-2

V_{DS}, Drain-Source Voltage (V)

Figure 9. 3rd Quadrant Characteristics

at T_{.1} = -55 °C

-1

0

-30


-40

-50

-4

-3

TYPICAL PERFORMANCE DIAGRAMS (continued)



TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 24. Schematic of the Half-bridge Mode Switching Test Circuit with Device RC Snubbers (Rs = 10 Ω , C_S = 100 pF) and a Bus RC Snubber (R_{BS} = 2.5 Ω , C_{BS} = 100 nF)

Figure 23. Schematic of the Half-bridge Mode Switching Test Circuit. Note, a Bus RC Snubber ($R_{BS} = 2.5 \Omega$, $C_{BS} = 100 nF$) is Used to Reduce the Power Loop High Frequency Oscillations

APPLICATIONS INFORMATION

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is

working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see <u>www.onsemi.com</u>.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the **onsemi** website at <u>www.onsemi.com</u>.

ORDERING INFORMATION


Part Number	Marking	Package	Shipping [†]
UJ4C075033L8S	UJ4C075033	H-PDSO-F8 (Pb-Free, Halogen Free)	2000 / Tape and Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

REVISION HISTORY

Revision	Description of Changes	Date
D	Acquired the original Qorvo JFET Division Data Sheet and updated the main document title to comply with onsemi standards for SiC products.	1/15/2025
4	Converted the Data Sheet to onsemi format.	5/28/2025

onsemi



 DOCUMENT NUMBER:
 98AON26704H
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 H-PDSO-F8 9.90x10.38x2.30, 1.20P
 PAGE 1 OF 2

R

θ

3.00

3.10

10°


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

3.20

H-PDSO-F8 9.90x10.38x2.30, 1.20P CASE 740AA ISSUE B

DATE 24 JUN 2025





NOTE: LAND PATTERN AND THROUGH HOLE DIMENSIONS SERVE ONLY AS AN INITIAL GUIDE. END-USER PCB DESIGN RULES AND TOLERANCES SHOULD ALWAYS PREVAIL.

DOCUMENT NUMBER:	98AON26704H	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	H-PDSO-F8 9.90x10.38x2.30, 1.20P		PAGE 2 OF 2			
onsemi and OOSEM) are trademarks of Semiconductor Components Industries LLC dha onsemi or its subsidiaries in the United States and/or other countries onsemi reserves						

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>