

Figure 9. 3rd quadrant characteristics at T_J = -55°C



Figure 10. 3rd quadrant characteristics at T_J = 25°C



Figure 11. 3rd quadrant characteristics at T_J = 175°C



Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V



Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V



Figure 14. DC drain current derating



Figure 15. Total power dissipation



Figure 16. Maximum transient thermal impedance



Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p



Figure 18. Reverse recovery charge Qrr vs. junction temperature



Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C



Figure 20. Clamped inductive switching energy vs. drain current at V_{DS} = 500V and T_J = 25°C



Figure 21. RC snubber energy loss vs. drain current at V_{DS} = 400V and T_J = 25°C



Figure 22. RC snubber energy losses vs. drain current at V_{DS} = 500V and T_J = 25°C



Figure 23. Clamped inductive switching energies vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 40A, and T_J = 25°C



Figure 24. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 40A, and T_J = 25°C



Figure 25. Clamped inductive switching energies vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 40A, and T_J = 25°C



Figure 26. RC snubber energy losses vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 40A, and T_J = 25°C



Figure 27. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_D = 40A



Figure 28. Clamped inductive switching energy vs. junction temperature at V_{DS} =500V and I_D = 40A



Figure 29. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C



Figure 30. Clamped inductive switching energy vs. drain current at V_{DS} = 500V and T_J = 25°C



Figure 31. RC snubber energy losses vs. drain current at V_{DS} = 400V and T_J = 25°C



Figure 32. RC snubber energy losses vs. drain current at V_{DS} = 500V and T_J = 25°C



Figure 33. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_D = 40A



Figure 34. Clamped inductive switching energy vs. junction temperature at V_{DS} =500V and I_D = 40A



Figure 35. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_{BS} = 2.5Ω, C_{BS}=100nF) is used to reduce the power loop high frequency oscillations.



Figure 36. Schematic of the chopper mode switching test circuit. Note, a bus RC snubber (R_{BS} = 2.5Ω, C_{BS}=100nF) is used to reduce the power loop high frequency oscillations.

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.