onsemi

Silicon Carbide (SiC) Cascode JFET - EliteSiC, Power N-Channel, TO247-3, 1200 V, 35 mohm



Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si super-junction devices. Available in the TO247-3 package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

Features

- Typical On-resistance R_{DS(on),typ}: 35 mΩ
- Maximum Operating Temperature of 175 °C
- Excellent Reverse Recovery
- Low Gate Charge
- Low Intrinsic Capacitance
- ESD Protected: HBM Class 2
- This Device is Pb-Free, Halogen Free and is RoHS Compliant


Typical Applications

- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating


707

TO247-3 15.90x20.96x5.03, 5.44P CASE 340AK

MARKING DIAGRAM



PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	V _{DS}		1200	V
Gate-source Voltage	V _{GS}	DC	-25 to +25	V
Continuous Drain Current (Note 1)	Ι _D	T _C = 25 °C	65	А
		T _C = 100 °C	47	А
Pulsed Drain Current (Note 2)	I _{DM}	T _C = 25 °C	175	А
Single Pulsed Avalanche Energy (Note 3)	E _{AS}	L = 15 mH, I _{AS} = 4.2 A	132.3	mJ
Power Dissipation	P _{tot}	T _C = 25 °C	429	W
Maximum Junction Temperature	T _{J,max}		175	°C
Operating and Storage Temperature	T _J , T _{STG}		–55 to 175	°C
Max. Lead Temperature for Soldering, 1/8" from Case for 5 Seconds	ΤL		250	°C

 I
 I
 I
 I

 Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
 If any of these limits are exceeded, device functionality may be affected.

 1.
 Limited by $T_{J,max}$ Imited by $T_{J,max}$

 2.
 Pulse width t_p limited by $T_{J,max}$

 3.
 Starting $T_J = 25 \ ^{\circ}C$

THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		-	0.27	0.35	°C/W

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified)

Parameter	Symbol	Test Conditi	ons	Min	Тур	Max	Unit
TYPICAL PERFORMANCE - STATIC					71		
Drain-source Breakdown Voltage	BV _{DS}	$V_{GS} = 0 V, I_D = 1 mA$		1200	-	-	V
Total Drain Leakage Current	I _{DSS}	V_{DS} = 1200 V, V_{GS} = 0 V, T_{J} = 25 °C		-	8	150	μΑ
		V_{DS} = 1200 V, V_{GS} = 0	V, T _J = 175°C	-	35	-	
Total Gate Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, \text{ T}_{J} = 25 ^{\circ}\text{C},$ $V_{GS} = -20 \text{ V}/+20 \text{ V}$		-	6	±20	μΑ
Drain-source On-resistance	R _{DS(on)}	V_{GS} = 12 V, I_{D} = 40 A	T _J = 25 °C	-	35	45	mΩ
			T _J = 125 °C	-	56	-	1
			T _J = 175 °C	-	73	-	
Gate Threshold Voltage	V _{G(th)}	V _{DS} = 5 V, I _D = 10 mA		4	5	6	V
Gate Resistance	R _G	f = 1 MHz, open drain		-	4.5	-	Ω
TYPICAL PERFORMANCE - REVERSE	DIODE	-		-	-	-	-
Diode Continuous Forward Current	ا _S	T _C = 25 °C		-	-	65	А


(Note 4)	IS	1 _C = 25 C	-	-	00	A
Diode Pulse Current (Note 5)	I _{S,pulse}	T _C = 25 °C	-	-	175	А
Forward Voltage	V _{FSD}	V_{GS} = 0 V, I _S = 20 A, T _J = 25 °C	-	1.5	2	V
		V_{GS} = 0 V, I _S = 20 A, T _J = 175 °C	-	1.95	-	
Reverse Recovery Charge	Q _{rr}	V_{DS} = 800 V, I _S = 40 A, V _{GS} = 0 V, R _{G EXT} = 15 Ω, di/dt = 3000 A/µs,	_	482	_	nC
Reverse Recovery Time	t _{rr}	$T_{J} = 150 \text{ °C}$	-	39	_	ns

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified) (continued)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TYPICAL PERFORMANCE - DYNAMIC	•	•				
Input Capacitance	C _{iss}	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V},$	-	1500	-	pF
Output Capacitance	C _{oss}	f = 100 kHz	-	210	-	
Reverse Transfer Capacitance	C _{rss}		-	1.7	-	
Effective Output Capacitance, Energy Related	C _{oss(er)}	V_{DS} = 0 V to 800 V, V_{GS} = 0 V	-	112	-	pF
Effective Output Capacitance, Time Related	C _{oss(tr)}		-	280	-	pF
Coss Stored Energy	E _{oss}	V_{DS} = 800 V, V_{GS} = 0 V	-	35.6	_	μJ
Total Gate Charge	Q _G	$V_{DS} = 800 \text{ V}, \text{ I}_{D} = 40 \text{ A},$	-	51	-	nC
Gate-drain Charge	Q _{GD}	V _{GS} = -5 V to 15 V	-	11	-	
Gate-source Charge	Q _{GS}		-	19	-	
Turn-on Delay Time	t _{d(on)}	$V_{DS} = 800 \text{ V}, \text{ I}_{D} = 40 \text{ A},$	-	33	-	ns
Rise Time	t _r	Gate Driver = -5 V to +15 V, Turn-on R _{G_EXT} = 1 Ω , Turn-off R _G _{EXT} = 20 Ω , Inductive Load, FWD: UJ3D1250K, T _J = 150 °C	-	20	-	
Turn-off Delay Time	t _{d(off)}		-	63	_	
Fall Time	t _f		_	20	-	
Turn-on Energy	E _{ON}	1	-	930	-	μJ
Turn-off Energy	E _{OFF}	1	-	299	-	
Total Switching Energy	E _{TOTAL}	1	-	1229	-	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Limited by T_{J,max}.
5. Pulse width t_p limited by T_{J,max}.


TYPICAL PERFORMANCE DIAGRAMS




TYPICAL PERFORMANCE DIAGRAMS (continued)



TYPICAL PERFORMANCE DIAGRAMS (continued)



TYPICAL PERFORMANCE DIAGRAMS (continued)



APPLICATIONS INFORMATION

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.


Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.onsemi.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small R(G) will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the **onsemi** website at www.onsemi.com.

ORDERING INFORMATION


Part Number	Marking	Package	Shipping
UJ3C120040K3S	UJ3C120040K3S	TO247-3 15.90x20.96x5.03, 5.44P (Pb-Free, Halogen Free)	600 / Tube


nsem



NOTE:

- 1. Dimensioning and tolerancing as per ASME Y14.5 2018
- 2. Controlling dimension : millimeters
- 3. Package Outline in compliance with JEDEC standard var. AD.
- 4. Dimensions D & E does not include mold flash.
- ØP to have max draft angle of 1.7° to the top with max. hole 5. diameter of 3.91mm.





3

2

1

ØP1

θ

- A1

← E1							
SYM	millimeters						
31101	MIN	NOM	MAX				
А	4.70 5.03 5.31						
A1	2.21	2.40	2.59				
A1 A2	1.50	2.03	2.49				
b	0.99	1.20	1.40				
b2	1.65	2.03	2.39				
b4 c D D1	2.59	3.00	3.43				
С	0.38	0.60	0.89				
D	20.70	20.96	21.46				
	13.08	-	-				
D2	0.51	1.19	1.35				
E	15.49	15.90	16.26				
е		5.44 BSC					
E1	13.00	13.30	13.60				
E2	3.43	3.89	5.20				
L	19.62	20.27	20.32				
L1	_	1	4.50				
ØP	3.40	3.60	3.80				
ØP1	7.06	7.19	7.39				
Q	5.38	5.62	6.20				
Q S	6.15 BSC						
θ		3°					
θ1	20°						
θ2	10°						

D2

Dl

© Semiconductor Components Industries, LLC, 2025

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>