

# Silicon Carbide (SiC) Cascode JFET - EliteSiC, Power N-Channel, D2PAK-3, 650 V, 80 mohm

## UJ3C065080B3

### Description


This SiC FET device is based on a unique ‘cascode’ circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device’s standard gate-drive characteristics allows for a true “drop-in replacement” to Si IGBTs, Si FETs, SiC MOSFETs or Si super-junction devices. Available in the D<sup>2</sup>PAK-3 package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

### Features

- Typical On-resistance  $R_{DS(on),typ}$  of 80 m $\Omega$
- Maximum Operating Temperature of 175 °C
- Excellent Reverse Recovery
- Low Gate Charge
- Low Intrinsic Capacitance
- ESD Protected: HBM Class 2 and CDM Class C3
- This Device is Halogen Free and RoHS Compliant with Exemption 7a, Pb-Free 2LI (on second level interconnection)


### Typical Applications

- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating




D<sup>2</sup>PAK-3 (TO-263, 3-LEAD)  
CASE 418AJ

### MARKING DIAGRAM



UJ3C065080B3 = Specific Device Number  
A = Assembly Location  
YY = Year  
WW = Work Week  
ZZZ = Lot ID

### PIN CONNECTIONS



### ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

## MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	$V_{DS}$		650	V
Gate-source Voltage	$V_{GS}$	DC	-25 to +25	V
Continuous Drain Current (Note 1)	$I_D$	$T_C = 25\text{ }^{\circ}\text{C}$	25	A
		$T_C = 100\text{ }^{\circ}\text{C}$	18.2	A
Pulsed Drain Current (Note 2)	$I_{DM}$	$T_C = 25\text{ }^{\circ}\text{C}$	65	A
Single Pulsed Avalanche Energy (Note 3)	$E_{AS}$	$L = 15\text{ mH}$ , $I_{AS} = 2.1\text{ A}$	33	mJ
Power Dissipation	$P_{tot}$	$T_C = 25\text{ }^{\circ}\text{C}$	115	W
Maximum Junction Temperature	$T_{J,max}$		175	$^{\circ}\text{C}$
Operating and Storage Temperature	$T_J$ , $T_{STG}$		-55 to 175	$^{\circ}\text{C}$
Reflow Soldering Temperature	$T_{solder}$	Reflow MSL1	245	$^{\circ}\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by  $T_{J,max}$
2. Pulse width  $t_p$  limited by  $T_{J,max}$
3. Starting  $T_J = 25\text{ }^{\circ}\text{C}$

## THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		-	1	1.3	$^{\circ}\text{C/W}$

ELECTRICAL CHARACTERISTICS ( $T_J = +25\text{ }^{\circ}\text{C}$  unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
-----------	--------	-----------------	-----	-----	-----	------

## TYPICAL PERFORMANCE – STATIC

Drain-source Breakdown Voltage	$BV_{DS}$	$V_{GS} = 0\text{ V}$ , $I_D = 1\text{ mA}$	650	-	-	V
Total Drain Leakage Current	$I_{DSS}$	$V_{DS} = 650\text{ V}$ , $V_{GS} = 0\text{ V}$ , $T_J = 25\text{ }^{\circ}\text{C}$	-	6	100	$\mu\text{A}$
		$V_{DS} = 650\text{ V}$ , $V_{GS} = 0\text{ V}$ , $T_J = 175\text{ }^{\circ}\text{C}$	-	40	-	
Total Gate Leakage Current	$I_{GSS}$	$V_{DS} = 0\text{ V}$ , $V_{GS} = -20\text{ V} / +20\text{ V}$	-	6	$\pm 20$	$\mu\text{A}$
Drain-source On-resistance	$R_{DS(on)}$	$V_{GS} = 12\text{ V}$ , $I_D = 20\text{ A}$ , $T_J = 25\text{ }^{\circ}\text{C}$	-	80	100	$\text{m}\Omega$
		$T_J = 125\text{ }^{\circ}\text{C}$	-	111	-	
		$T_J = 175\text{ }^{\circ}\text{C}$	-	141	-	
Gate Threshold Voltage	$V_{G(th)}$	$V_{DS} = 5\text{ V}$ , $I_D = 10\text{ mA}$	4	5	6	V
Gate Resistance	$R_G$	$f = 1\text{ MHz}$ , open drain	-	4.5	-	$\Omega$

## TYPICAL PERFORMANCE – REVERSE DIODE

Diode Continuous Forward Current (Note 4)	$I_S$	$T_C = 25\text{ }^{\circ}\text{C}$	-	-	25	A
Diode Pulse Current (Note 5)	$I_{S,pulse}$	$T_C = 25\text{ }^{\circ}\text{C}$	-	-	65	A
Forward Voltage	$V_{FSD}$	$V_{GS} = 0\text{ V}$ , $I_S = 10\text{ A}$ , $T_J = 25\text{ }^{\circ}\text{C}$	-	1.5	2	V
		$V_{GS} = 0\text{ V}$ , $I_S = 10\text{ A}$ , $T_J = 175\text{ }^{\circ}\text{C}$	-	1.75	-	
Reverse Recovery Charge	$Q_{rr}$	$V_{DS} = 400\text{ V}$ , $I_S = 20\text{ A}$ , $V_{GS} = 0\text{ V}$ , $R_{G\_EXT} = 20\text{ }\Omega$ , $di/dt = 1600\text{ A}/\mu\text{s}$ , $T_J = 150\text{ }^{\circ}\text{C}$	-	111	-	nC
Reverse Recovery Time	$t_{rr}$		-	16	-	ns

# UJ3C065080B3

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = +25 °C unless otherwise specified) (continued)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>TYPICAL PERFORMANCE – DYNAMIC</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, f = 100 kHz	–	1500	–	pF
Output Capacitance	C <sub>oss</sub>		–	104	–	
Reverse Transfer Capacitance	C <sub>rss</sub>		–	2.6	–	
Effective Output Capacitance, Energy Related	C <sub>oss(er)</sub>	V <sub>DS</sub> = 0 V to 400 V, V <sub>GS</sub> = 0 V	–	77	–	pF
Effective Output Capacitance, Time Related	C <sub>oss(tr)</sub>		–	176	–	pF
C <sub>oss</sub> Stored Energy	E <sub>oss</sub>	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V	–	6.2	–	μJ
Total Gate Charge	Q <sub>G</sub>	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 20 A, V <sub>GS</sub> = –5 V to 15 V	–	51	–	nC
Gate-drain Charge	Q <sub>GD</sub>		–	11	–	
Gate-source Charge	Q <sub>GS</sub>		–	19	–	
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 20 A, Gate Driver = –5 V to +15 V, Turn-on R <sub>G,EXT</sub> = 1 Ω, Turn-off R <sub>G,EXT</sub> = 20 Ω, Inductive Load, FWD: UJ3D06510TS, T <sub>J</sub> = 150 °C	–	18	–	ns
Rise Time	t <sub>r</sub>		–	13	–	
Turn-off Delay Time	t <sub>d(off)</sub>		–	59	–	
Fall Time	t <sub>f</sub>		–	11	–	
Turn-on Energy	E <sub>ON</sub>		–	85	–	μJ
Turn-off Energy	E <sub>OFF</sub>		–	62	–	
Total Switching Energy	E <sub>TOTAL</sub>		–	147	–	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


4. Limited by T<sub>J,max</sub>.

5. Pulse width t<sub>p</sub> limited by T<sub>J,max</sub>.


## TYPICAL PERFORMANCE DIAGRAMS




**Figure 1. Typical Output Characteristics at  $T_J = -55\text{ }^{\circ}\text{C}$ ,  $t_p < 250\text{ }\mu\text{s}$**




**Figure 2. Typical Output Characteristics at  $T_J = 25\text{ }^{\circ}\text{C}$ ,  $t_p < 250\text{ }\mu\text{s}$**




**Figure 3. Typical Output Characteristics at  $T_J = 175\text{ }^{\circ}\text{C}$ ,  $t_p < 250\text{ }\mu\text{s}$**



**Figure 4. Normalized On-Resistance vs. Temperature at  $V_{GS} = 12\text{ V}$  and  $I_D = 20\text{ A}$**




**Figure 5. Typical Drain-Source On-Resistances at  $V_{GS} = 12\text{ V}$**




**Figure 6. Typical Transfer Characteristics at  $V_{DS} = 5\text{ V}$**


TYPICAL PERFORMANCE DIAGRAMS (continued)




**Figure 7. Threshold Voltage vs. Junction Temperature at  $V_{DS} = 5\text{ V}$  and  $I_D = 10\text{ mA}$**




**Figure 8. Typical Gate Charge at  $V_{DS} = 400\text{ V}$  and  $I_D = 20\text{ A}$**




**Figure 9. 3<sup>rd</sup> Quadrant Characteristics at  $T_J = -55\text{ °C}$**



**Figure 10. 3<sup>rd</sup> Quadrant Characteristics at  $T_J = 25\text{ °C}$**



**Figure 11. 3<sup>rd</sup> Quadrant Characteristics at  $T_J = 175\text{ °C}$**



**Figure 12. Typical Stored Energy in  $C_{OSS}$  at  $V_{GS} = 0\text{ V}$**

TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 13. Typical Capacitances at  $f = 100 \text{ kHz}$  and  $V_{GS} = 0 \text{ V}$




Figure 14. DC Drain Current Derating




Figure 15. Total Power Dissipation




Figure 16. Maximum Transient Thermal Impedance




Figure 17. Safe Operation Area at  $T_C = 25 \text{ }^\circ\text{C}$ ,  $D = 0$ , Parameter  $t_p$




Figure 18. Clamped Inductive Switching Energy vs. Drain Current at  $T_J = 150 \text{ }^\circ\text{C}$

TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 19. Clamped Inductive Switching  
Turn-on Energy vs.  $R_{G,EXT\_ON}$




Figure 20. Clamped Inductive Switching  
Turn-on Energy vs.  $R_{G,EXT\_OFF}$




Figure 21. Clamped Inductive Switching  
Energy vs. Junction Temperature at  
 $V_{DS} = 400 V$  and  $I_D = 20 A$

## APPLICATIONS INFORMATION

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high  $dv/dt$  and  $di/dt$  rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum

reverse recovery performance. For more information on SiC FET operation, see [www.onsemi.com](http://www.onsemi.com).

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the **onsemi** website at [www.onsemi.com](http://www.onsemi.com).

## ORDERING INFORMATION


Part Number	Marking	Package	Shipping†
UJ3C065080B3	UJ3C065080B3	D <sup>2</sup> PAK-3 (TO-263, 3-LEAD) (Halogen Free)	800 / Tape and Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



REVISION HISTORY


Revision	Description of Changes	Date
D	Acquired the original Qorvo JFET Division Data Sheet and updated the main document title to comply with <b>onsemi</b> standards for SiC products.	1/15/2025
4	Converted the Data Sheet to <b>onsemi</b> format.	5/20/2025



SCALE 1:1


**D<sup>2</sup>PAK-3 (TO-263, 3-LEAD)**  
CASE 418AJ  
ISSUE F

DATE 11 MAR 2021



**RECOMMENDED  
MOUNTING FOOTPRINT**




For additional information on our Pb-free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERM1.




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: INCHES
3. CHAMFER OPTIONAL.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005 PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
5. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1.
6. OPTIONAL MOLD FEATURE.
7. ①, ② ... OPTIONAL CONSTRUCTION FEATURE CALL OUTS.

DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	0.160	0.190	4.06	4.83
A1	0.000	0.010	0.00	0.25
b	0.020	0.039	0.51	0.99
c	0.012	0.029	0.30	0.74
c2	0.045	0.065	1.14	1.65
D	0.330	0.380	8.38	9.65
D1	0.260	---	6.60	---
E	0.380	0.420	9.65	10.67
E1	0.245	---	6.22	---
e	0.100 BSC	---	2.54 BSC	---
H	0.575	0.625	14.60	15.88
L	0.070	0.110	1.78	2.79
L1	---	0.066	---	1.68
L2	---	0.070	---	1.78
L3	0.010 BSC	---	0.25 BSC	---
M	0°	8°	0°	8°




VIEW A-A




VIEW A-A  
OPTIONAL CONSTRUCTIONS

**GENERIC MARKING DIAGRAMS\***




IC



Standard



Rectifier



SSG

XXXXXX = Specific Device Code  
A = Assembly Location  
WL = Wafer Lot  
Y = Year  
WW = Work Week  
W = Week Code (SSG)  
M = Month Code (SSG)  
G = Pb-Free Package  
AKA = Polarity Indicator

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

<b>DOCUMENT NUMBER:</b>	<b>98AON56370E</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>D<sup>2</sup>PAK-3 (TO-263, 3-LEAD)</b>	<b>PAGE 1 OF 1</b>

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)