

2-Bit Dual-Supply Level Translator

Product Preview

T30LMXT3V2T244, T30LMXT3V2T240

The T30LMXT3V2T244 / T30LMXT3V2T240 are 2-bit configurable dual-supply level translators with 3-state outputs. The A- and B- ports are designed to track two different power supply rails, V_{CCA} and V_{CCB} respectively. Both supply rails are configurable from 0.9 V to 3.6 V allowing universal voltage level translation between the A to B ports.

The T30LMXT3V2T244 is a 2-bit level translator that allows non-inverting translations from A to B ports. The T30LMXT4T240 is a 2-bit level translator that allows inverting translations from A to B ports.

The output enable pin (\overline{OE}) , when High, disables all the output ports by putting them in 3-state. The \overline{OE} pin is designed to track V_{CCA} .

Features

- Wide V_{CCA} and V_{CCB} Operating Range: 0.9 V to 3.6 V
- Balanced Output Drive: ±24 mA @ 3.0 V
- High-Speed w/ Balanced Propagation Delay: 2.8 ns max at 3.0 to 3.6 V
- Input/Output Pins OVT to 3.6 V
- Non-preferential V_{CC} Sequencing
- Outputs at 3-State until Active V_{CC} is Reached
- Partial Power-Off Protection
- Outputs Switch to 3-State with either V_{CC} at GND
- Typical Max Data Rates:

400 Mbps (≥1.8–V to 3.3–V Translation) 200 Mbps (≥1.1–V to [1.8–V, 2.5–V, 3.3–V] Translation) 150 Mbps (≥1.1–V to 1.5–V Translation) 100 Mbps (≥1.1–V to 1.2–V Translation)

- Small Pb-Free Packaging: SOIC-8, Micro8, UDFN8
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Mobile Phones, PDAs, Other Portable Devices
- Automotive
- Industrial

This document contains information on a product under development. **onsemi** reserves the right to change or discontinue this product without notice.

MARKING DIAGRAMS



UDFN8 MU SUFFIX CASE 517AJ



XX = Specific Device CodeM = Date Code= Pb-Free Package



SO-8 D SUFFIX CASE 751





Micro8 DM SUFFIX CASE 846A



A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week
■ = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 2. Pin Assignments (Top View)

FUNCTION TABLE

INP	UTS	T30LMXT3V2T244 OUTPUT	T30LMXT3V2T240 OUTPUT		
ŌĒ	A _n	B _n	B _n		
L	L	L	Н		
L	Н	Н	L		
Н	Х	3-State	3-State		

PIN NAMES

PINS	DESCRIPTION		
Vcca	A Port DC Supply		
V _{CCB}	B Port DC Supply		
GND	Ground		
ŌE	Output Enable		
A1, A2	Input Ports		
B1, B2	Output Ports		

Application Recommendations

During power–up and power–down, it is recommended that the \overline{OE} pin be connected to V_{CC} through pull–up resistors to ensure high impedance at the I/O ports.

MAXIMUM RATINGS

Symbol	Rating	Value	Condition	Unit
V _{CCA} , V _{CCB}	DC Supply Voltage	-0.5 to +4.3		V
VI	DC Input Voltage	-0.5 to +4.3		V
Vo	DC Output Voltage (Power Down Mode)	-0.5 to +4.3	V _{CCA} = V _{CCB} = 0	V
	(3-State Mode)	-0.5 to +4.3		
	(Active Mode)	-0.5 to V _{CCB} +0.5		
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
Io	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C
$\theta_{\sf JA}$	Thermal Resistance (Note 1) SOIC-8 Micro8 UDFN8		134 167 231	°C/W
P _D	Power Dissipation in Still Air SOIC-8 Micro8 UDFN8		935 748 541	mW
MSL	Moisture Sensitivity Level		Level 1	-
F _R	Flammability Rating Oxygen Index: 28 to 34		UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 2) Human Body Model Charged Device Model		2 1	kV
I _{LATCHUP}	Latchup Performance (Note 3)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Measured with minimum pad spacing on an FR4 board, using 76mm-by-114mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-A. JEDEC recommends that ESD qualification to
- HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued per JEDEC/JEP172A.
- 3. Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CCA} , V _{CCB}	Positive DC Supply Voltage	0.9	3.6	V
VI	Input Voltage	GND	3.6	V
V _O	Output Voltage (Power Down Mode)	GND	3.6	V
	(3-State Mode)	GND	3.6]
	(Active Mode)	GND	V _{CCB}	1
T _A	Operating Temperature Range	-40	+125	°C
Δt / ΔV	Input Transition Rise or Rate	0	5	nS/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS - INPUT VOLTAGES

		Test				T _A =	-40°C to +8	35°C	T _A = -40°C	to +125°C	
Symbol	Parameter	Condi- tions	Port	V _{CCA} (V)	V _{CCB} (V)	Min	Typ (Note 4)	Max	Min	Max	Unit
V _{IH}	Input HIGH		ŌĒ, A	2.7 – 3.6	0.9 - 3.6	2.0	-	-	2.0	-	V
	Voltage			2.3 – 2.7		1.6	-	-	1.6	-	
				0.9 – 1.95		0.65 V _{CCA}	-	-	0.65 V _{CCA}	-	
V _{IL}	Input LOW		ŌĒ, A	2.7 – 3.6	0.9 - 3.6	-	-	0.8	-	0.8	V
	Voltage			2.3 – 2.7		_	-	0.7	-	0.7	
				0.9 – 1.95		_	-	0.35 V _{CCA}	-	0.35 V _{CCA}	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. All typical values are at T_A = 25°C.

DC ELECTRICAL CHARACTERISTICS - OUTPUT VOLTAGES

					T _A = -	-40°C to +85	5°C	$T_A = -40^{\circ}C t$	o +125°C		
Symbol Parameter	Parameter	Test Conditions	Test Conditions V _{CC}	V _{CCA} (V)	V _{CCB} (V)	Min	Typ (Note 4)	Max	Min	Max	Unit
V _{OH}	Output HIGH	V _I = V _{IH} or V _{IL}		•	•		•	•		V	
	Voltage	I _{OH} = -100 μA	0.9 – 3.6	0.9 – 3.6	V _{CCB} - 0.1	-	-	V _{CCB} - 0.1	-		
		I _{OH} = -0.5 mA	0.9	0.9	0.7	-	-	0.7	-		
		I _{OH} = -3 mA	1.1	1.1	0.85	-	-	0.85	_		
		I _{OH} = -6 mA	1.4	1.4	1.05	-	-	1.05	-		
		I _{OH} = -8 mA	1.65	1.65	1.2	-	-	1.2	-		
		I _{OH} = -12 mA	2.3	2.3	1.8	-	_	1.8	_		
			2.7	2.7	2.2	-	-	2.2	-		
	I _{OH} = -18 mA	2.3	2.3	1.7	-	_	1.7	_			
			3.0	3.0	2.4	-	-	2.4	_		
		I _{OH} = -24 mA	3.0	3.0	2.2	-	-	2.2	_		
V_{OL}	Output LOW	V _I = V _{IH} or V _{IL}		•	•					V	
	Voltage	I _{OL} = 100 μA	0.9 – 3.6	0.9 – 3.6	-	-	0.1	-	0.1		
		I _{OL} = 0.5 mA	0.9	0.9	-	-	0.2	-	0.2		
		I _{OL} = 3 mA	1.1	1.1	-	-	0.25	-	0.25		
		I _{OL} = 6 mA	1.4	1.4	-	-	0.35	-	0.35		
		I _{OL} = 8 mA	1.65	1.65	-	-	0.3	-	0.3		
		I _{OL} = 12 mA	2.3	2.3	-	-	0.4	-	0.4		
			2.7	2.7	_	-	0.4	-	0.4		
		I _{OL} = 18 mA	2.3	2.3	-	-	0.4	-	0.4		
			3.0	3.0	-	-	0.4	-	0.4		
		I _{OL} = 24 mA	3.0	3.0	-	-	0.55	-	0.55		

DC ELECTRICAL CHARACTERISTICS - LEAKAGE AND SUPPLY CURRENTS

						T _A = -4 +85		T _A = -4 +12							
Symbol	Parameter	Test Conditions	١	V _{CCA} (V)	V _{CCB} (V)	Min	Max	Min	Max	Unit					
Ι _Ι	Input Leakage Current	V _I = 3.6 V or GND	(0.9 - 3.6	0.9 - 3.6	-	±0.1	-	±1.0	μΑ					
l _{OZ}	3-State Output Leakage	$\overline{OE} = V_{IH};$ $V_O = GND \text{ to } 3.6 \text{ V}$		3.6	3.6	-	±0.1	-	±1.0	μА					
I _{OFF}	Power-Off Leakage	Current	Α	0	0.9 – 3.6	-	±0.1	-	±1.0	μΑ					
	Current		В	0.9 - 3.6	0	-	±0.1	-	±1.0						
I _{CCA}	Quiescent Supply Current	$V_I = V_{CCA}$ or GND;	(0.9 - 3.6	0.9 – 3.6	-	0.5	-	1.0	μΑ					
		$I_{O} = 0$	I _O = 0	I _O = 0	I _O = 0	I _O = 0	I _O = 0		0	0.9 – 3.6	-	-0.1	-	-1	
				0.9 - 3.6	0	-	0.1	-	1.0						
I _{CCB}	Quiescent Supply Current	$V_I = V_{CCB}$ or GND;	1	0.9 - 3.6	0.9 – 3.6	-	0.5	-	1.0	μΑ					
		$I_{O} = 0$		0	0.9 – 3.6	ı	0.1	-	1.0						
				0.9 - 3.6	0	-	-0.1	-	-1.0						

NOTE: Connect ground before applying supply voltage V_{CCA} or V_{CCB} . This device is designed with the feature that the power–up sequence of V_{CCA} and V_{CCB} will not damage the IC.

AC ELECTRICAL CHARACTERISTICS (Notes 5 and 6)

				T _A = -40°C to +85°C			T _A = -4	10°C to -	⊦125°C				
				V _{CCB} (V)		V _{CCB} (V)							
			3.3	2.5	1.8	1.5	1.2	3.3	2.5	1.8	1.5	1.2	
Symbol	Parameter	V _{CCA} (V)	Max	Max	Max	Max	Max	Max	Max	Max	Max	Max	Unit
t _{PLH} , t _{PHL}	Propagation	3.3	2.3	2.8	3.5	4.2	8.0	2.6	3.3	3.9	4.7	8.3	nS
	Delay, A to B	2.5	2.7	3.1	3.8	4.4	8.2	2.9	3.5	4.2	4.9	8.5	
		1.8	3.2	3.6	4.0	4.6	8.4	3.5	3.9	4.5	5.0	8.7	
		1.5	3.9	4.0	4.4	5.1	8.7	4.1	4.3	4.8	5.5	9.0	
		1.2	4.9	5.0	5.2	6.1	9.0	5.3	5.4	5.9	6.9	9.3	
t _{PZH} , t _{PZL}	Output Enable, OE to B	3.3	3.5	4.2	5.8	8.0	11.3	4.2	4.9	6.7	8.4	11.9	nS
	OE to B	2.5	4	4.8	6.3	8.3	11.3	4.4	5.3	7.0	8.7	11.9	
		1.8	4.6	5.3	7.0	8.6	11.3	5.1	5.9	7.5	9.0	11.9	
		1.5	5.6	5.8	7.5	8.9	11.3	6.2	6.4	8.0	9.3	11.9	
		1.2	8.7	8.8	9.1	9.8	12.3	8.9	9.0	9.3	10.0	12.5	
t_{PHZ}, t_{PLZ}	Output Disable, OE to B	3.3	5.6	5.6	5.6	5.6	5.6	6.1	6.1	6.1	6.1	6.1	nS
	OE to B	2.5	6.2	6.2	6.2	6.2	6.2	6.7	6.7	6.7	6.7	6.7	
		1.8	6.9	6.9	6.9	6.9	6.9	7.4	7.4	7.4	7.4	7.4	
		1.5	7.6	7.6	7.6	7.6	7.6	8.2	8.2	8.2	8.2	8.2	
		1.2	9.5	9.5	9.5	9.5	9.5	10.5	10.5	10.5	10.5	10.5	


^{5.} Propagation delays defined per Figure 3.

CAPACITANCE

Symbol	Parameter	Test Conditions	Typ (Note 4)	Unit
C _{IN}	Control Pin Input Capacitance	$V_{CCA} = V_{CCB} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } V_{CCA}$	2.5	pF
C _{I/O}	I/O Pin Input Capacitance	$V_{CCA} = V_{CCB} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CCA}$	5.0	pF
C _{PD} (Note 7)	Power Dissipation Capacitance	$V_{CCA} = V_{CCB} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CCA}, f = 10 \text{ MHz}$	12	pF

^{7.} C_{PD} is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from: $I_{CC(operating)} \cong C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$ where $I_{CC} = I_{CCA} + I_{CCB}$ and $N_{SW} = total$ number of outputs switching.

^{6.} These parameters are guaranteed by characterization and are not production tested.



*C_L Includes probe and jig capacitance

Figure 3. AC Test Circuit

Test	Switch	C _L	R_{L}	
t _{PLH} , t _{PHL}	OPEN	15 pF	2 kΩ	
t _{PLZ} , t _{PZL}	2 x V _{CCB}			
t _{PHZ} , t _{PZH}	GND			

 C_L includes probe and jig capacitance

Pulse generator $Z_0 = 50 \Omega$

Input f = 1.0 MHz; $t_W = 500 \text{ ns}$




Figure 4. AC Waveforms


	V _{CC}							
Symbol	3.0 V – 3.6 V	2.3 V – 2.7 V	1.65 V – 1.95 V	1.4 V – 1.6 V	1.1 V – 1.3 V			
V _{mi}	V _{CCA} /2							
V _{mo}	V _{CCB} /2							
V _Y	0.3 V	0.15 V	0.15 V	0.1 V	0.1 V			

ORDERING INFORMATION

Device	Marking	Package	Pin 1 Quadrant	Shipping [†]
T30LMXT3V2T244MUTAG	TBD	UDFN8	1	3000 Units / Tape & Reel
T30LMXT3V2T244DR2G	TBD	SOIC-8	1	2500 Units / Tape & Reel
T30LMXT3V2T244DMR2G	TBD	Micro8	1	4000 Units / Tape & Reel
T30LAXT3V2T244DMR2G*	TBD	Micro8	1	4000 Units / Tape & Reel
T30LMXT3V2T240MUTAG	TBD	UDFN8	1	3000 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Pin 1 Orientation in Tape and Reel



^{*}For Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

UDFN8 1.8 x 1.2, 0.4P CASE 517AJ ISSUE O



8xb

Ф

BOTTOM VIEW


0.10 M C A B

0.05 M C NOTE 3

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL TIP.
 4. MOLD FLASH ALLOWED ON TERMINALS ALONG EDGE OF PACKAGE. FLASH MAY NOT FXCEED 0.03 ONTO BOTTOM NOT EXCEED 0.03 ONTO BOTTOM SURFACE OF TERMINALS.
- 5. DETAIL A SHOWS OPTIONAL CONSTRUCTION FOR TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
A3	0.127 REF			
b	0.15	0.25		
b2	0.30 REF			
D	1.80 BSC			
E	1.20 BSC			
е	0.40 BSC			
L	0.45	0.55		
L1	0.00	0.03		
L2	0.40 REF			


MOUNTING FOOTPRINT **SOLDERMASK DEFINED**



DIMENSIONS: MILLIMETERS

PACKAGE DIMENSIONS

SO-8 CASE 751-07 **ISSUE AK**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED SIDE


- PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW
- STANDARD IS 751-07.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
Κ	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244


SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


Micro8 CASE 846A-02 ISSUE K





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
- 5. DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



MILLIMETERS DIM MIN. NDM. MAX. Α 1.10 A1 0.05 0.08 0.15 b 0.25 0.33 0.40 c 0.13 0.18 0.23 D 2.90 3.00 3.10 Ε 2.90 3.00 3.10 0.65 BSC 4.75 4.90 5.05 HE 0.40 0.70 0.55 L

RECOMMENDED
MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the IN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales