# **MOSFET, N-Channel, Shielded Gate, POWERTRENCH®**

100 V, 50 A, 10.6 mΩ

## **General Description**

This N-Channel POWETRENCH® MOSFET is produced using ON Semiconductor's advanced POWERTRENCH® process that incorporates Shielded Gate technology. This process has been optimized to minimize on-state resistance and yet maintain superior switching performance with best in class soft body diode.

#### **Features**

- Shielded Gate MOSFET Technology
- Max  $r_{DS(on)} = 10.6 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 15 \text{ A}$
- Max  $r_{DS(on)} = 15.9 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 12 \text{ A}$
- 50% Lower Qrr than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design


- Primary DC-DC MOSFET
  Synchronous Rectifier in DC-DC and AC-DC
  Motor Drive



ON Semiconductor®


www.onsemi.com

#### **ELECTRICAL CONNECTION**



**N-Channel MOSFET** 





WDFN8

(3.3x3.3, 0.65 P) CASE 511DY

#### MARKING DIAGRAM



XXXX

= Device Code

Α Υ

= Assembly Location

= Year Code ww

= Work Week Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

# **MOSFET MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Symbol			Ratings	Unit		
V <sub>DS</sub>	Drain to Source	Voltage		100	V	
V <sub>GS</sub>	Gate to Source \	/oltage	±20	V		
I <sub>D</sub>	Drain Current	-Continuous	T <sub>C</sub> = 25°C	(Note 5)	50	Α
		-Continuous	T <sub>C</sub> = 100°C	(Note 5)	32	1
		-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	10.7	1
		-Pulsed		(Note 4)	250	1
E <sub>AS</sub>	Single Pulse Ava	alanche Energy		(Note 3)	73	mJ
P <sub>D</sub>	Power Dissipation	n	T <sub>C</sub> = 25°C		52	W
	Power Dissipation	n	T <sub>A</sub> = 25°C	(Note 1a)	2.3	1
T <sub>J</sub> , T <sub>STG</sub>	Operating and S	torage Junction Tempe	rature Range		-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# THERMAL CHARACTERISTICS

 $R_{G} \\$ 

Symbol	Parameter		Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case		2.4	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	53	

# PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package		Reel Size	Ó	Tape Width	Quantity
S10L	STTFS010N10MCL	WDFN8 (3.3x3.3)	1	7"		12 mm	1500 Units

Gate Resistance

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
OFF CHARACT	ERISTICS	COLLIE				
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu\text{A},  V_{GS} = 0 \text{V}$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25°C		64		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V			100	nA
ON CHARACTE	RISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 85 \mu A$	1.0	1.5	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 85 μA, referenced to 25°C		-5.3		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A		9.1	10.6	mΩ
	Resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 12 A		13.5	15.9	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A, T <sub>J</sub> = 125°C		15.3	17.8	
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 15 A		54		S
DYNAMIC CHA	RACTERISTICS					
C <sub>ISS</sub>	Input Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V},$		1530	2150	pF
C <sub>OSS</sub>	Output Capacitance	f = 1 MHz		625	875	
C <sub>RSS</sub>	Reverse Transfer Capacitance			10	18	
	1					

0.1

1.1

2.1

Ω

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted) (continued)


Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
WITCHING CH	IARACTERISTICS	-					
t <sub>d(ON)</sub>	Turn – On Delay Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 15 A			9	19	ns
t <sub>rd(ON)</sub>	Rise Time	V <sub>GS</sub> = 10 V, R <sub>GEN</sub> =	6 Ω		3	10	
t <sub>d(OFF)</sub>	Turn – Off Delay Time				28	45	
t <sub>f</sub>	Fall Time				5	10	
Qg	Total Gate Charge	V <sub>GS</sub> = 0V to 10 V			22	30	nC
Qg	Total Gate Charge	V <sub>GS</sub> = 0V to 4.5 V			10		
Q <sub>gs</sub>	Gate to Source Charge		V <sub>DD</sub> = 50 V		4		
Q <sub>gd</sub>	Gate to Drain "Miller" Charge		I <sub>D</sub> = 15 A		3		
Q <sub>oss</sub>	Output Charge	V <sub>DD</sub> = 50 V, V <sub>GS</sub> = 0	V		41		nC
Q <sub>sync</sub>	Total Gate Charge Sync	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 0 to 10 V			19	- ~ ~	

#### **DRAIN-SOURCE DIODE CHARACTERISTICS**


V <sub>SD</sub>		$V_{GS} = 0 \text{ V, } I_S = 2 \text{ A}$ (Note 2)	0.7	1.2	V
	Voltage	$V_{GS} = 0 \text{ V}, I_S = 15 \text{ A}$ (Note 2)	8.0	1.3	
t <sub>rr</sub>	Reverse Recovery Time	$I_F = 8 \text{ A}, \text{ di/dt} = 300 \text{ A/}\mu\text{s}$	22	36	ns
Q <sub>rr</sub>	Reverse Recovery Charge		.35	56	nC
t <sub>rr</sub>	Reverse Recovery Time	$I_F = 8 \text{ A, di/dt} = 1000 \text{ A/}\mu\text{s}$	17	30	ns
Q <sub>rr</sub>	Reverse Recovery Charge		79	126	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5  $\times$  1.5 in. board of FR-4 material.  $R_{\theta CA}$  is determined by the user's board design.



a) 53°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3.  $E_{AS}$  of 73 mJ is based on starting  $T_J = 25^{\circ}C$ ; L = 3 mH,  $I_{AS} = 7$  A,  $V_{DD} = 100$  V,  $V_{GS} = 10$  V. 100% test at L = 0.5 mH,  $I_{AS} = 13$  A.
- Pulsed I<sub>D</sub> please refer to Figure 11 SOA graph for more details.
   Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

# TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area






Figure 12. Single Pulse Maximum Power Dissipation

### TYPICAL CHARACTERISTICS (continued)




#### **PACKAGE DIMENSIONS**

## WDFN8 3.3x3.3, 0.65P CASE 511DY **ISSUE A**



# (4X) θ С SEATING PLANE

# **END VIEW**



RECOMMENDED LAND PATTERN

- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS D1 & E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS.

C A B SIDE VIEW	7.4		ВС	OTTO
// 0.10 C A1 (8X)	2. DIN	NTROL IENSIC	NS D1	IMENSI & E1 DO IOR GA
0.10 C	DIM	MIL	LIMETE	RS
(0, (1)	DIIV	MIN	NOM	MAX
	Α	0.70	0.75	0.80
KINIFE	A1	0.00	_	0.05
00/00/18	b	0.23	0.33	0.43
10,000	С	0.15	0.20	0.25
CV XX	D	3.20	3.30	3.40
W . M . I	D1	2.95	3.13	3.30
CICEI	D2	1.98	2.20	2.40
	Е	3.20	3.30	3.40
	E1	2.80	3.00	3.15
'	E2	1.40	1.60	1.80
	E3	0.15	0.25	0.40
2.51	е	0	.65 BS	С
<b>Ⅲ</b> _	G	0.30	0.43	0.55
4.10	G1	0.25	0.35	0.45
<del>'</del>	K	0.55	0.75	0.95
	L	0.35	0.52	0.65
<b>†</b>	L1	0.06	0.15	0.30
1.00	М	1.35	1.50	1.60
<u> </u>	θ	0	_	12



POWERTRENCH are registered trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales